Sign In
Forgot Password?
Sign In | | Create Account
Advanced nodes can require GDS detail & signoff DRC during P&R. Can we do this without slowing down time-to-tapeout? http://t.co/ERV0xfg9dq | 31 Jul
RT @MentorPCB: Save your spot for the upcoming PADS webinar on Aug 19: Beyond the Vault: Introducing PADS Archive Management...http://t.co/| 31 Jul
Lauro Rizzatti says three criteria must be met to build an emulation datacenter. Do you know what they are? http://t.co/wNSaKqFUhl | 31 Jul
RT @Mentor_Foundry: What are the big concerns with multi-patterning? Can you make it right the first time? Experts discuss: http://t.co/9Hd| 30 Jul
RT @MentorPCB: Placement Challenges? Vern has the answers for you.. http://t.co/Azg1xGodkT | 30 Jul
This white paper discusses key #IoT considerations developers need to know for designing connected embedded devices http://t.co/ogLphgo6xc | 30 Jul

Mentor Design Areas

Latest Updates

FREE hands-on trial! Try FloEFD for PTC Creo free for 30 days and test-drive 20 powerful CFD tasks including LED thermal characterization, CPU cooling analysis, hydraulic loss determination and more. View Virtual Lab

The hardware design and architecture expertise of XSe combined with Mentor’s extensive automotive technology suite, including Android, Linux®, AUTOSAR, Security and Hypervisor solutions, provides... View News Article

Facebook calculate that over a three year period, new server designs alone will deliver at least 19% more throughput, cost approximately 10% less, and use several tons less raw materials to build than... View Journal Article

Mentor Blogs

Mentor Training

Upcoming Events