Verification of ESD structures and other protection circuits is often a time consuming and tedious task. How do you do it? Complex DRC rules? An assortment of specialized rule decks? Home-brew tools?
Recently a colleague and I published a paper which used one of the Mentor tools (Calibre® PERC) to help with this ESD checking.
If you’re interested, the paper is available on-line here:
New Flow for … Read More
Mentor Blogs
Posts tagged with 'Calibre'
Now that almost all of the major custom design tools run on OpenAccess, we often get asked about how well Calibre supports OpenAccess (OA). The truth is that Calibre has supported reading polygonal data from OA since February 2007 and we have kept up with the new releases of OA as they come along. What has really driven adoption of OA in the last year or so has been the release of Virtuoso on OA, the … Read More
In my last post I discussed the reasons and challenges associated with “waivers” for DRC. As discused, this is becoming a bigger and bigger challenge as designs become more intricate and design rules become more complex. To the poor design team that has the challenge of integrating IP from multiple sources into a single working design, this can become a nightmare to manage. Not only is the DRC debug … Read More
Thanks everyone for voting on my posting:
Fun and edgy parasitic extraction blog?
Since I didn’t exactly get consensus on what topic I should work on next, I thought I’d pick two topics that a few of you wanted. Here it goes:
Topic 15: Why my previous car was named Bob?
Answer:
My old white Toyota Camry was called Bob, because it was sooooooo boring that I named it the most boring name I could … Read More
DAC is less than two months away… and the phone is starting to ring again…saying “We are doing demos and realize that we are showing Calibre everywhere. Do you want to participate in our demos?” Of course we do
Our approach has always been to make Calibre available in every design tool and on every database. This approach is good for everyone. Designs have to be certified “clean” (more on that in … Read More
Hopefully you’ll find the current and future content posted here interesting enough that you’ll come back and share own opinions, thoughts and ideas. Please let me know if there are specific topics you’re interested in. Maybe we can look at these in the future…
Today, I’d like to explore the task of creating a trusted source netlist that is used as the template for comparison to prove that your layout … Read More
Verilog, SPICE, Calibre_LVS, Hierarchical LVS, Calibre, Netlist, nmLVS, Hierarchical_LVS, LVS
Hi everyone, and welcome to my first blog entry. When I found out that I was going to be writing a blog on parasitic extraction, my first thoughts were:
Blog = fun, edgy, exciting
Parasitic extraction = geeky, techie, boring
Therefore,
Blog ≠ Parasitic Extraction
How was I going to make this work? How am I going to make model order reduction and stochastic integral equation solvers and nanometer … Read More
-
Simple measurements of software trace data using Sourcery Analyzer
Brad Dixon (Posted 5/22/13) -
Open source components for your embedded platform SDK
Anil Khanna (Posted 5/21/13) -
Book review [part 1]
Colin Walls (Posted 5/20/13) - All Blog Posts
-
Where Is The Manufacturing World Coming To?
Michael Ford (Posted 5/16/13) -
Retain your existing investment in assembly programs even if you change your machines
Mark Laing (Posted 5/14/13) -
How do you manage your assembly variants?
Mark Laing (Posted 5/8/13) - All Blog Posts
-
A deep dive into automotive interface design
John Day (Posted 5/22/13) -
Estimating wiring harness costs in seconds
John Day (Posted 5/9/13) -
A pickup truck with park assist and a lot more
John Day (Posted 5/6/13) - All Blog Posts
-
OVM Gets Connected
Dennis Brophy (Posted 9/10/12) -
The floating point argument
Colin Walls (Posted 9/10/12) -
Open Stand & EDA Standardization
Dennis Brophy (Posted 8/28/12) - All Blog Posts
-
Part 1: The 2012 Wilson Research Group Functional Verification Study
Harry Foster (Posted 5/8/13) -
Those nasty wire’s and reg’s in Verilog
Dave Rich (Posted 5/3/13) -
Getting AMP’ed Up on the IEEE Low-Power Standard
Dennis Brophy (Posted 4/29/13) - All Blog Posts
-
Battle of Fins and BOXes
Arvind Narayanan (Posted 12/7/12) -
TSMC 28nm yield (SemiWiki)
Simon Favre (Posted 3/5/12) -
DAC 2011 is upon us!
Simon Favre (Posted 5/11/11) - All Blog Posts
-
Why Not Just Shove a Heatsink on Top of it? Part 2: Heat Flow Budgets
Robin Bornoff (Posted 5/15/13) -
Why Not Just Shove a Heatsink on Top of it? Part 1
Robin Bornoff (Posted 5/13/13) -
Hot Off the Press
Nazita Saye (Posted 5/3/13) - All Blog Posts
-
PADS Tips and Tricks: Building a PCB Decal with Polar Patterns
Jim Martens (Posted 5/13/13) -
Interactive Routing in the PADS ES Suite
Jim Martens (Posted 5/9/13) -
Schematic Capture in the PADS ES Suite video release
Gary Lameris (Posted 5/3/13) - All Blog Posts
-
Engineering Muscle Memory
Mike Jensen (Posted 5/21/13) -
EDA vs. Windows 8
Mike Jensen (Posted 5/6/13) -
VHDL-AMS Stress Modeling – Part 3
Mike Jensen (Posted 3/25/13) - All Blog Posts
-
U.S. DOT launches large V2V and V2I test
John Day (Posted 8/23/12) -
Did you know this?
John Day (Posted 6/25/12) -
Why aren’t tools from different suppliers easier to integrate?
John Day (Posted 6/19/12) - All Blog Posts
-
To Infinity and Beyond
J VanDomelen (Posted 4/30/13) -
Warp Factor 10, Mr. Sulu
J VanDomelen (Posted 4/25/13) -
Bombardier Steps Up to the Big Boys
J VanDomelen (Posted 4/20/13)
-
Instant Replay for Debugging SoC Level Simulations
Mark Olen (Posted 12/13/11) -
GENIVI development strategy requires competitors to cooperate
John Day (Posted 11/10/11) -
ARM Development Conference
Colin Walls (Posted 7/4/11)
-
A deep dive into automotive interface design
John Day (Posted 5/22/13) -
Estimating wiring harness costs in seconds
John Day (Posted 5/9/13) -
A pickup truck with park assist and a lot more
John Day (Posted 5/6/13)
-
How do you define DFM?
David Abercrombie (Posted 5/19/09) -
Are Design Rules Broken?
David Abercrombie (Posted 5/15/09)
Recent Comments
- Rankingoptimierung said Thank you so much considerably intended for reveal... in ABV and people from Missouri...
- Dave Rich said I know a few companies that have gone to the troub... in SystemVerilog Coding Guidelines
- Linc Jepson said Dave, It's almost 4 years after this post. As fa... in SystemVerilog Coding Guidelines
- simmons10 vigorda said What to Look for in a Hard Drive That You Are Purc... in Shortening Design Cycles With Concurrent Engineering
- HMR said I am a bit worried some publications I have recent... in A Load of HVAC TLAs
- Byron Blackmore said A project XML file will have a element, and an as... in FloTHERM and its new XML neutral file format
- max lai said Heated Block Example Steel (Mild) 6.3000... in FloTHERM and its new XML neutral file format
- max lai said Can "xml_case" tag makes it a project XML? becaus... in FloTHERM and its new XML neutral file format
- max lai said Can tag makes it a project XML? because it seems ... in FloTHERM and its new XML neutral file format
- Ramesh Sedam said Am very new to UVM and stuck with this error.. ple... in Using the UVM 1.0 Release with Questa
Tags
Blogs by Design Area
- Embedded Software
- Valor MSS PCB Manufacturing Systems Solutions
- Electrical & Wire Harness Design
- FPGA
- Functional Verification
- IC Design
- Mechanical Analysis
- PCB Design Software & Tools
- System Modeling
- Vehicle System Design
Mentor Blog Authors
-
Jim Martens
-
Harry Foster
-
John Day
-
J VanDomelen
-
Nazita Saye
-
Dave Rich
-
Michael Ford
-
Robin Bornoff
-
Dennis Brophy
-
Mike Jensen
-
Colin Walls
-
Mark Laing
-
Andrew Patterson
-
Phil Burr
-
Matt Radochonski
-
Anil Khanna
-
Kamran Shah
-
Gary Lameris
-
Randall Myers
-
Christopher Hallinan
-
Jamie Little
-
Brad Dixon
-
Ricardo Anguiano
-
admin
-
Gene Forte