Sign In
Forgot Password?
Sign In | | Create Account

Mentor Blogs

Posts tagged with 'DAC'

7 Jun, 2010

Ping Yeung After spending years verifying ASICs with dynamic simulation, I started working on static verification 10 years ago in a startup called 0-In Design Automation. I firmly believe that static verification can complement dynamic simulation. Static verification uses synthesis and formal technologies to find bugs in the design. It does not rely on simulation stimulus. You do not need to exercise the bugs, … Read More

Assertion-Based Verification, CDC, 0-In, DAC, Formal

3 Jun, 2010

Dennis Brophy Visit Booth 1383 – The hub of OVM/UVM Activity at DAC The OVM World booth at the Design Automation Conference (#1383) will feature user and partner presentations on OVM/UVM, a live discussion by prominent verification experts and a Tuesday cocktail reception from 4:30 p.m. to 6:00 p.m. The Open Verification Methodology (OVM) is the industry’s open and  interoperable solution, guaranteed to run on … Read More

UVM, DAC, design automation conference, Accellera, ovmworld, OVM

2 Jun, 2010

Dennis Brophy UVM: Charting the New Territory At this year’s DAC, Accellera introduces UVM (Universal Verification Methodology) to the world at its Tuesday breakfast and panel discussion.  While Accellera may call this “Charting the New Territory,” it is not terra incognita to Mentor Graphics nor to tens of thousands of OVM users.  UVM is at is simplest, just OVM.  If you know OVM; you know UVM. While OVM and … Read More

Accellera, DAC, 47DAC, UVM, OVM

24 May, 2010

Dennis Brophy You Are Invited – Register Now! (seating is limited) Sunday, June 13 2:30pm - 6:00pm Anaheim Hilton, California Ballroom A Anaheim, California www.nascug.org On the Sunday before DAC, the North American SystemC User’s Group (NASCUG) will hold NASCUG XIII and they invites all DAC attendees to this special event featuring the latest advancements in sustainable and flexible solutions for ESL design. As … Read More

TLM, cci, DAC, AMS, OSCI, EDAC, NASCUG

11 Aug, 2009
IC Design

DAC: Veni, vidi, steti

Posted by Simon Favre

Simon Favre Taking liberties with Latin and Caesar’s “Veni, vidi, vici” line, I can say “Veni, vidi, steti.” I came, I saw, I stood. :=) While the main Mentor booth seemed to be quite busy the whole time, I was elsewhere working booth duty at the TSMC OIP pavilion. It was a nice, open space kind of like the vendor area at a TSMC tech forum. The TSMC booth was very busy on Monday, with a lot of people representing … Read More

DAC

4 Aug, 2009
IC Design

David's DAC09 - White Paper Session

Posted by David Abercrombie

David Abercrombie I felt privileged this year to get a paper accepted into the technical track at DAC. It seems more and more difficult to get something through. I think they said they only had a 20% acceptance rate this year. I was glad to get to present this one because it was fun doing the experimentation for it and I think it helps answer one of the nagging questions I always get about eqDRC. I worked with Fedor … Read More

IC Verification, IC Design, DAC, Design Quality, Design for Manufacturing, Design Rules, DRC, Physical Verification, Design Rule Checking

31 Jul, 2009
IC Design

David's DAC09 - Another Special Guest

Posted by David Abercrombie

David Abercrombie Well, day two of DAC started a little earlier than the first day. I had to attend the speakers breakfast for the paper I was going to give later that day. However, after breakfast I had my 9am suite presentation on eqDRC again and I also had a special guest again. This time it was Robert Boone from Freescale in Austin, TX. He works in the DFM team and he also agreed to come tell everyone what he and … Read More

Reliability, IC Verification, Physical Verification, Design for Manufacturing, DAC, DRC, IC Design, Improvability, Design Rule Checking, Design Rules

28 Jul, 2009
IC Design

David's DAC09 - Off to a great start!

Posted by David Abercrombie

David Abercrombie Well it felt familiar to be back in San Francisco for DAC this year. However, I wasn’t ready for the cold. It was 100 degrees in Portland when I left and I always assume the Bay area will be warmer. Luckily I looked at the weather map before I finished packing and replaced my short sleeve shirts with long sleeve ones. I didn’t get in until late Sunday night so I only had time for a dinner in the Westin … Read More

IC Verification, IC Design, Design Quality, Design for Manufacturing, DAC, Design Rules, Leakage, DRC, Physical Verification, Design Rule Checking

28 Jul, 2009

John Ferguson So, I’ve “volunteered” to provide the occassional highlight of my DAC experience this year for Mentor Graphics.  I was a little concerned about this, as I’ve been affraid this was going to be a rather lack-lustre event.  Unfortunately, I have to say that so far my expectations have been dead on.  But, due to a little serendipity, I did stumble upon something that at least sparked some thought and interest. On … Read More

EDA Roadmap, SiP, DAC, TSV

21 Jul, 2009
IC Design

Waive Bye-Bye

Posted by John Ferguson

John Ferguson In my last post I discussed the reasons and challenges associated with “waivers” for DRC.  As discused, this is becoming a bigger and bigger challenge as designs become more intricate and design rules become more complex.  To the poor design team that has the challenge of integrating IP from multiple sources into a single working design, this can become a nightmare to manage.  Not only is the DRC debug … Read More

Physical Verification, DRC, Calibre, DAC, Waivers

1/2

Embedded Software

PCB Design

Valor PCB Manufacturing Systems Solutions

Electrical & Wire Harness Design

Functional Verification

IC Manufacturing

IC Design

Mechanical Analysis

Silicon Test and Yield Analysis

System Modeling

Vehicle System Design

3D-IC Design and Test Solutions

Aerospace and Military Solutions

Accelerating ARM-based Design

Automotive Solutions

Fabless/Foundry Ecosystem Solutions

Recent Comments