Mentor Blogs

Posts tagged with 'Full-Chip'

A Designer’s Perspective on ESL Methodologies for an OFDM Modem Design

Posted Apr 5, 2011, by Thomas Bollaert

“In recent times, ESL design methodologies have been the talk of the semiconductor design community and have found increasing acceptance. Most of the recent publications have given information on design flow needs and an high level overview of the (C/C++/SystemC) based high level synthesis design process using a small block level design scenario. Although productivity benefits for ESL methodologies … Read More

Tags: RTL, OFDM, STMicroelectronics, C synthesis, Catapult C, ANSI C++, User Testimonial, FFT, Full-Chip, High-Level Synthesis, Control-Logic Synthesis, DesignCon

Catapult C and the 7 Samuraïs

Posted Apr 1, 2011, by Thomas Bollaert

You may have already encountered the expression “Full-Chip High-Level Synthesis” on this blog. I typically define it as the ability to model, verify and synthesize complete IP subsystems starting from C++/SystemC. This obviously encompasses core processing functionality, but also control-logic, memories, hierarchy, complex interfaces and interconnects. In other words, being able to do the … Read More

Tags: SystemC, Full-Chip, User Testimonial, Catapult C, control, C++, High-Level Synthesis, Deepchip, ESNUG, Control-Logic Synthesis, Cooley