Sign In
Forgot Password?
Sign In | | Create Account

Mentor Blogs

Posts tagged with 'IC'

16 Jan, 2014

Shelly Stalnaker With the move to small geometries, existing fault models such as stuck-at, transition, bridging, open, and small-delay are becoming less effective at ensuring desired quality levels. While these models only consider faults on cell inputs/outputs and interconnect lines between cells, more defects increasingly occur within the cell structures. A new cell-aware test that directly targets specific shorts, … Read More

test pattern, Tessent, defect detection, ATPG, IC, scan test, fault models, FinFET

13 Dec, 2013
IC Design

Qualification Is Just the Beginning

Posted by Shelly Stalnaker

Shelly Stalnaker Press releases can make it seem like EDA tool qualification for a particular IC process node is the “end game.” But in truth, qualification is just the first publicly visible step of ongoing collaborations between an EDA vendor and the foundry. Michael White takes you behind the curtain for a peek at what goes on during qualification from start to finish, as part of his ongoing Silicon Edge series … Read More

tool qualification, tapeout, DRM, Foundry, design rule manual, process design kit, rule deck, IC, PDK

22 Feb, 2011

J VanDomelen The hot news in mil/aero this week centers on UVM, Universal Verification Methodology (UVM) released yesterday by Accellera. The electronics industry organization, which is focused on electronic design automation (EDA) and intellectual property (IP) standards, has approved version 1.0 of its UVM standard for verifying integrated circuit (IC) designs. Accellera’s Verification IP (VIP) Technical … Read More

UVM, Universal Verification Methodology, Milaero, Design Automation, Open Verification Methodology, OVM, TSC, Accellera, Mentor, IC, Mentor Graphics, integrated circuit, Mentor.com, Mil-Aero, electronic design automation, IP, intellectual property, John Lenyo, Verification IP (VIP) Technical Subcommittee (TSC), VIP

14 Dec, 2009
IC Design

Clocks will be Clocks..

Posted by Arvind Narayanan

Arvind Narayanan Clock designers are an enigma. Clock designers in general are die hard star wars fans, own vintage Porsches that leak oil by the gallon, usually have lava lamps in their offices/cubicles, wear fancy leather jackets in peak summer and have likeminded clock designers as best lunch buddies. Clock designers are notorious for making other lesser designers cry with their fancy PLL spice runs, non-negotiable … Read More

IC, Low Power

3 Jun, 2009

Joe Davis DAC is less than two months away… and the phone is starting to ring again…saying “We are doing demos and realize that we are showing Calibre everywhere. Do you want to participate in our demos?” Of course we do Our approach has always been to make Calibre available in every design tool and on every database. This approach is good for everyone.  Designs have to be certified “clean” (more on that in … Read More

DRC, IC, Calibre

1 Jun, 2009
IC Design

Power in need, Power indeed

Posted by Arvind Narayanan

Arvind Narayanan After some cautious and tentative moments, I finally managed to get my first post out. In this debut blog post, I’d like to introduce myself, present my bona fides and give you some idea about the likely content you’ll see here on a regular basis.  I’m Arvind Narayanan, Product Marketing Manager in the Place and Route Division at Mentor. I started my career as a Microprocessor design engineer for … Read More

IC, Low Power

PCB Design

Valor MSS PCB Manufacturing Systems Solutions

Electrical & Wire Harness Design

Functional Verification

IC Manufacturing

IC Design

Mechanical Analysis

Silicon Test and Yield Analysis

System Modeling

Vehicle System Design

3D-IC Design and Test Solutions

Aerospace and Military Solutions

Accelerating ARM-based Design

Automotive Solutions

Foundry Solutions

Recent Comments