Home Mentor Blogs tag: Shortening Design Time

Mentor Blogs

Posts tagged with 'Shortening Design Time'

Blogs RSS

Solutions Expos – Going MAD in the UK

Posted Nov 6, 2009, by John Parry

Just a quick post to let you know yours truly will be giving a presentation on: Thermal Design: A Key Part of the Electronics Design Flow At the UK Solutions Expo at the Heritage Motor Centre in Gaydon on 12th November. Miniaturization continues to increase power densities at all packaging levels, forcing design teams to identify new methods of cooling. The challenge remains consistent at all levels … Read More

Tags: Thermal Design, Shortening Design Time, Thermal Management, Electronics Cooling, Cost Saving, PCB Respin, Reliability, FloTHERM.PACK, FloTHERM.PCB

Electromagnetic (EM) Design & Simulation Software

Via modeling - what do I really need?
Patrick Carrier (Posted 11/2/11)
How can we obtain the s-parameters data with non-50 normalization?
Jian Zheng (Posted 2/28/11)
The effects of different bends on performances of wideband digital circuits.
Jian Zheng (Posted 8/26/10)
All Blog Posts

Embedded Software

GTC - mission accomplished
Colin Walls (Posted 5/21/12)
Measuring RTOS performance - a Web seminar
Colin Walls (Posted 5/14/12)
The value of MISRA-compliant software
John Day (Posted 5/8/12)
All Blog Posts

ESL

Mentor ESL in TSMC Reference Flow 12
Thomas Bollaert (Posted 6/6/11)
48th DAC - Gary’s Magic Formula
Thomas Bollaert (Posted 6/6/11)
DAC: 9th ESL Symposium
Thomas Bollaert (Posted 5/16/11)
All Blog Posts

Valor MSS PCB Manufacturing Systems Solutions

Stencil Aperture Ratio Tests : Your input is requested, please
Mark Laing (Posted 5/22/12)
The World Is Trying It’s Hardest To Leave Me Unimpressed….
Michael Ford (Posted 5/17/12)
The value of consolidated data preparation
Mark Laing (Posted 5/15/12)
All Blog Posts

Electrical & Wire Harness Design

When conferences collide
John Day (Posted 5/22/12)
Tracking telematics in China
John Day (Posted 5/14/12)
Comfy cars
John Day (Posted 4/30/12)
All Blog Posts

Functional Verification

Dave Rich Featured on EEWeb
Tom Fitzpatrick (Posted 5/12/12)
How Did I Get Here?
Dennis Brophy (Posted 3/22/12)
Expanding the Verification Academy!
Harry Foster (Posted 2/26/12)
All Blog Posts

IC Manufacturing

Our OWL ran down the batteries after only 1 month !
Steve Collis (Posted 1/29/10)
All Blog Posts

IC Design

TSMC 28nm yield (SemiWiki)
Simon Favre (Posted 3/5/12)
DAC 2011 is upon us!
Simon Favre (Posted 5/11/11)
Mentor Graphics User to User (U2U)
John Ferguson (Posted 4/11/11)
All Blog Posts

Mechanical Analysis

Impossible Made Possible
Nazita Saye (Posted 5/21/12)
Hockey Puck Aerodynamics
Travis Mikjaniec (Posted 5/18/12)
Top 10 Things I Learned From Engineers
Nazita Saye (Posted 5/15/12)
All Blog Posts

PCB Design Software & Tools

Need stitching vias?
Zhen Mu (Posted 5/23/12)
PADS Tips and Tricks: Pin Swapping
Jim Martens (Posted 5/15/12)
Turn off your phone!
Patrick Carrier (Posted 5/3/12)
All Blog Posts

System Modeling

Rooster Tail Engineering
Mike Jensen (Posted 5/3/12)
Automotive IESF 2012
Mike Jensen (Posted 4/25/12)
Teaching and Learning CAN Bus
Mike Jensen (Posted 4/10/12)
All Blog Posts

Vehicle System Design

IESF 2011 Moves to Frankfurt
Mike Jensen (Posted 9/26/11)
Making automotive electronics reliable
John Day (Posted 9/29/10)
Visteon’s concept car debuts in Paris
John Day (Posted 9/27/10)
All Blog Posts

Aerospace and Military Solutions

Packages and Passengers
J VanDomelen (Posted 4/28/12)
Boeing tenacity finds its bounty
J VanDomelen (Posted 4/27/12)
Birth of a giant, and a giant rivalry
J VanDomelen (Posted 4/26/12)

Automotive Solutions

When conferences collide
John Day (Posted 5/22/12)
Tracking telematics in China
John Day (Posted 5/14/12)
Comfy cars
John Day (Posted 4/30/12)

Low Power Solutions

See ya at the Finish Dad!
Steve Collis (Posted 3/27/10)
Time to Power Diet!
Steve Collis (Posted 2/26/10)
The rest of my family need mobile devices that can charge themselves!
Steve Collis (Posted 2/12/10)

Manufacturing Variability Solutions

How do you define DFM?
David Abercrombie (Posted 5/19/09)
Are Design Rules Broken?
David Abercrombie (Posted 5/15/09)

ebay said Hello, just wanted to mention, I liked this post. ... in DAC Panel: Bridging Pre-Silicon Verification and Post-Silicon Validation
Roger said I do have to agree. Learning to be computer engien... in X-Ray Vision Glasses … Here and Now
Mutlu said Hi John,Thanks for the comment.I think you and I a... in UVM Adoption: Go Native-UVM or use OVM Compatibility Kit?
Dave Rich said Make sure you are using the 32-bit version of Ques... in Using the UVM 1.0 Release with Questa
BK said How to resolve error in simulating UVM1.1 W7(64-bi... in Using the UVM 1.0 Release with Questa
(Wasted) Effort Spent In Verification | AgileSoC said [...] in that series comes via my new favorite har... in Part 5: The 2010 Wilson Research Group Functional Verification Study
(Wasted) Effort Spent In Verification | AgileSoC said [...] just spent a few minutes reading Harry Foste... in Prologue: The 2010 Wilson Research Group Functional Verification Study
More Than Two Decades and Still Going Strong; FloTHERM and FloVENT V9.3 Now Released « Robin Bornoff's blog said [...] XML strategy, whereby geometry data can be a... in FloTHERM and its new XML neutral file format
omer said Hello Dave, Thank you very much for progressive e... in SystemVerilog Coding Guidelines: Package import versus `include
Michael Ford said The currently most popular aspect of design for re... in Extreme Design!

Mentor Blogs

Posts tagged with 'Shortening Design Time'

Solutions Expos – Going MAD in the UK

Recent Comments

Tags

Blogs by Design Area

Mentor Blog Authors

The EDA Technology Leader™