DRC- and DFM-clean designs can still have hundreds to thousands of violations that must be debugged and corrected. How? Why? Mismatches between a router’s simplified tech file and the complete (and complex) signoff design rule decks at advanced nodes are generating significant numbers of DRC/DFM errors that can wreak havoc on your tapeout schedules. In particular, we’re seeing greater visibility … Read More
Posts tagged with 'signoff'
It happens all the time, to all of us. You need a quick answer for a very specific question about using your EDA tools. You don’t want to wade through technical documentation, you don’t have time for an email response, and you really don’t want to try searching EDA forums for an answer. We feel your pain, and we decided to do something about it. Need to know how to extract a net from … Read More
Jean-Marie Brunet examines the reasons why the “tapeout crunch” is getting worse and worse at advanced nodes, and suggests some possible solutions, in this forward-looking article written for SemiconductorEngineering.com. … Read More
Embedded software development books
Colin Walls (Posted 12/8/14)
Yet more embedded articles - power, MMUs, the static keyword, and multicore
Colin Walls (Posted 12/1/14)
Colin Walls (Posted 11/24/14)
PADS Home Page
NASA Wins Mentor Technology Leadership Award With PADS!
John McMillan (Posted 12/11/14)
Touch Screen Use in PCB Design?
John McMillan (Posted 12/9/14)
7 PCB SILKSCREEN QUICK TIPS - White paper
John McMillan (Posted 11/30/14)
Valor PCB Manufacturing Systems Solutions
Electrical & Wire Harness Design
Latest Issue of Verification Horizons Available!
Tom Fitzpatrick (Posted 12/12/14)
SystemVerilog Testbench Debug - Are we having fun yet?
Rich Edelman (Posted 11/24/14)
ARM® Techcon Paper Report: How Microsoft Saved 4 Man-Months Meeting Their Coverage Closure Goals Using Automated Verification Management & Formal Apps
Joe Hupcey III (Posted 11/17/14)
Domestic Hot Water Heating, 'Wat-er' Waste of Energy. Part 1: Pun Intended
Robin Bornoff (Posted 12/15/14)
If You're Going to Lose it, You Might as Well Use it!
Robin Bornoff (Posted 11/25/14)
Help from Above
Nazita Saye (Posted 11/20/14)
Silicon Test and Yield Analysis
Vehicle System Design
U.S. DOT launches large V2V and V2I test
John Day (Posted 8/23/12)
Did you know this?
John Day (Posted 6/25/12)
Why aren’t tools from different suppliers easier to integrate?
John Day (Posted 6/19/12)
3D-IC Design and Test Solutions
Shelly Stalnaker (Posted 3/20/14)
Aerospace and Military Solutions
Accelerating ARM-based Design
Instant Replay for Debugging SoC Level Simulations
Mark Olen (Posted 12/13/11)
GENIVI development strategy requires competitors to cooperate
John Day (Posted 11/10/11)
ARM Development Conference
Colin Walls (Posted 7/4/11)
Automotive Ethernet Takes Three Steps Forward
John Day (Posted 12/11/14)
Testing the 2015 Subaru Outback
John Day (Posted 12/5/14)
2nd International Conference on Advanced Automotive 48V Power Supply Systems
John Day (Posted 11/28/14)