Hi there
We released our Valor MSS Stencil Design module a few months ago and have received positive feedback which resulted in a number of major enhancements that will be part of our up-coming release. However, a topic that I have discussed with a number of our users involves the use of a stepped stencil. Standard stencils have a single thickness across them meaning that paste volume can only be controlled … Read More
Mentor Blogs
Posts tagged with 'stencil'
Hi there
I spent last week in the wonderful town of Zug about 45 minutes from Zurich in Switzerland. My European colleagues organized a two day seminar for over 60 of our Valor MSS Process Preparation customers at the Siemens facility in Zug. The agenda consisted of some Valor presentations, Valor demostrations of the upcoming software, presentations by actual users of the Process Preparation software … Read More
programming, AVL, process, AOI, data preparation, documentation, Flying Probe, bill of materials, ICT, BOM, Design For Test, vPlan, testability, VPL, stencil
Hi there
I have covered a number of areas of process engineering in this blog over the past few months and there is now an opportunity to see how these areas all come together next week in our Webinar titled “World Class Process Preparation”. We will be discussing a number of ways that the users of Valor MSS can streamline their process preparation tasks to make them more efficient and … Read More
Planning, AOI, mixed vendor, BOM, data preparation, documentation, AVL, Flying Probe, bill of materials, ICT, Design For Test, process preparation, vPlan, Webinar, testability, stencil, programming, Sequence
Hi there
One of the least efficient areas in PCB assembly concerns the creation and management of package data that will be consumed across the shop-floor. For example DFM processes rely on accurate package data to determine component to component spacing issues or using accurate pin terminus contact data to ensure that solder joints will form correctly. Accurate package data is critical for DFT analysis … Read More
programming, AOI, bill of materials, mixed vendor, process, documentation, data preparation, Design For Test, Flying Probe, ICT, BOM, VPL, vPlan, stencil, testability
Dear all
It has been a few months but this week I am out at the Mentor Graphics office in Yavne, Israel. I have been working with the R&D team out here on the upcoming versions of our Process Engineering solutions. I certainly appreciate people taking the time to respond to my blog last week on stencil apertures. The new area ratio report as discussed in last week’s blog will be part of the … Read More
VPL, BOM, programming, stencil, AOI, data preparation, Planning, Design For Test, Enhancement, documentation, Flying Probe, vPlan
Dear all
I am requesting your input on a hot topic within the Valor Process Engineering team this week. Namely how to calculate the aspect ratio and area ratio for stencil apertures. Now from my research so far, the most common measure of whether the aperture will release correctly has typically been the aspect ratio, however this seems to be calculated easily in simple cases of rectangles and circles. … Read More
The Valor MSS Suite is now part of Mentor Ideas. I have started this collaborative activity by posting a number of the existing suggestions our customers have provided to give visibility to others to review, provide feedback on as well as to promote and demote. You are also invited to add your own ideas and allow others to comment on those too. As the Product Manager for the Valor MSS Engineering applications … Read More
suggestion, stencil, documentation, Enhancement, process, idea
-
Book review [part 1]
Colin Walls (Posted 5/20/13) -
Smart Energy Profile (SEP) 2.0 specification released – What this means to you?
Anil Khanna (Posted 5/15/13) -
When an Innovative Plan Works!
Jamie Little (Posted 5/14/13) - All Blog Posts
-
Where Is The Manufacturing World Coming To?
Michael Ford (Posted 5/16/13) -
Retain your existing investment in assembly programs even if you change your machines
Mark Laing (Posted 5/14/13) -
How do you manage your assembly variants?
Mark Laing (Posted 5/8/13) - All Blog Posts
-
Estimating wiring harness costs in seconds
John Day (Posted 5/9/13) -
A pickup truck with park assist and a lot more
John Day (Posted 5/6/13) -
To Infinity and Beyond
J VanDomelen (Posted 4/30/13) - All Blog Posts
-
OVM Gets Connected
Dennis Brophy (Posted 9/10/12) -
The floating point argument
Colin Walls (Posted 9/10/12) -
Open Stand & EDA Standardization
Dennis Brophy (Posted 8/28/12) - All Blog Posts
-
Part 1: The 2012 Wilson Research Group Functional Verification Study
Harry Foster (Posted 5/8/13) -
Those nasty wire’s and reg’s in Verilog
Dave Rich (Posted 5/3/13) -
Getting AMP’ed Up on the IEEE Low-Power Standard
Dennis Brophy (Posted 4/29/13) - All Blog Posts
-
Battle of Fins and BOXes
Arvind Narayanan (Posted 12/7/12) -
TSMC 28nm yield (SemiWiki)
Simon Favre (Posted 3/5/12) -
DAC 2011 is upon us!
Simon Favre (Posted 5/11/11) - All Blog Posts
-
Why Not Just Shove a Heatsink on Top of it? Part 2: Heat Flow Budgets
Robin Bornoff (Posted 5/15/13) -
Why Not Just Shove a Heatsink on Top of it? Part 1
Robin Bornoff (Posted 5/13/13) -
Hot Off the Press
Nazita Saye (Posted 5/3/13) - All Blog Posts
-
PADS Tips and Tricks: Building a PCB Decal with Polar Patterns
Jim Martens (Posted 5/13/13) -
Interactive Routing in the PADS ES Suite
Jim Martens (Posted 5/9/13) -
Schematic Capture in the PADS ES Suite video release
Gary Lameris (Posted 5/3/13) - All Blog Posts
-
EDA vs. Windows 8
Mike Jensen (Posted 5/6/13) -
VHDL-AMS Stress Modeling – Part 3
Mike Jensen (Posted 3/25/13) -
VHDL-AMS Stress Modeling - Part 2
Mike Jensen (Posted 1/28/13) - All Blog Posts
-
U.S. DOT launches large V2V and V2I test
John Day (Posted 8/23/12) -
Did you know this?
John Day (Posted 6/25/12) -
Why aren’t tools from different suppliers easier to integrate?
John Day (Posted 6/19/12) - All Blog Posts
-
To Infinity and Beyond
J VanDomelen (Posted 4/30/13) -
Warp Factor 10, Mr. Sulu
J VanDomelen (Posted 4/25/13) -
Bombardier Steps Up to the Big Boys
J VanDomelen (Posted 4/20/13)
-
Instant Replay for Debugging SoC Level Simulations
Mark Olen (Posted 12/13/11) -
GENIVI development strategy requires competitors to cooperate
John Day (Posted 11/10/11) -
ARM Development Conference
Colin Walls (Posted 7/4/11)
-
Estimating wiring harness costs in seconds
John Day (Posted 5/9/13) -
A pickup truck with park assist and a lot more
John Day (Posted 5/6/13) -
If you’re in Europe this summer
John Day (Posted 4/29/13)
-
How do you define DFM?
David Abercrombie (Posted 5/19/09) -
Are Design Rules Broken?
David Abercrombie (Posted 5/15/09)
Recent Comments
- Dave Rich said I know a few companies that have gone to the troub... in SystemVerilog Coding Guidelines
- Linc Jepson said Dave, It's almost 4 years after this post. As fa... in SystemVerilog Coding Guidelines
- simmons10 vigorda said What to Look for in a Hard Drive That You Are Purc... in Shortening Design Cycles With Concurrent Engineering
- HMR said I am a bit worried some publications I have recent... in A Load of HVAC TLAs
- Byron Blackmore said A project XML file will have a element, and an as... in FloTHERM and its new XML neutral file format
- max lai said Heated Block Example Steel (Mild) 6.3000... in FloTHERM and its new XML neutral file format
- max lai said Can "xml_case" tag makes it a project XML? becaus... in FloTHERM and its new XML neutral file format
- max lai said Can tag makes it a project XML? because it seems ... in FloTHERM and its new XML neutral file format
- Ramesh Sedam said Am very new to UVM and stuck with this error.. ple... in Using the UVM 1.0 Release with Questa
- ulfat hussain said Provided link is not opening. Can u tell me what t... in Using the UVM 1.0 Release with Questa
Tags
Blogs by Design Area
- Embedded Software
- Valor MSS PCB Manufacturing Systems Solutions
- Electrical & Wire Harness Design
- FPGA
- Functional Verification
- IC Design
- Mechanical Analysis
- PCB Design Software & Tools
- System Modeling
- Vehicle System Design
Mentor Blog Authors
-
Jim Martens
-
Harry Foster
-
John Day
-
J VanDomelen
-
Nazita Saye
-
Dave Rich
-
Michael Ford
-
Robin Bornoff
-
Dennis Brophy
-
Mike Jensen
-
Colin Walls
-
Mark Laing
-
Andrew Patterson
-
Phil Burr
-
Matt Radochonski
-
Anil Khanna
-
Kamran Shah
-
Gary Lameris
-
Randall Myers
-
Christopher Hallinan
-
Jamie Little
-
Brad Dixon
-
Ricardo Anguiano
-
admin
-
Gene Forte