If signal integrity engineers had the power to make their jobs as easy as possible, every signal in an electronic device would have its own coaxial cable to connect driver to transmitter. But then electronics would be the size of buildings again and certainly wouldn’t fit in your pocket. So instead, we try to cram as much stuff as possible onto a little PCB and make it work at 100s and 1000s … Read More
Mentor Blogs
Posts tagged with 'stitching via'
9
Jan, 2013
23
May, 2012
When trying to design SERDES signals on board, designers often receive recommendations on placing stitching vias around differential signal vias of a channel. The purpose is to provide continuous return current path when signals switch layers, so that the discontinuity of trace impedance can be minimized.
Because of the increasing board density, the issues designers are facing by following this recommendation … Read More
-
Book review [part 1]
Colin Walls (Posted 5/20/13) -
Smart Energy Profile (SEP) 2.0 specification released – What this means to you?
Anil Khanna (Posted 5/15/13) -
When an Innovative Plan Works!
Jamie Little (Posted 5/14/13) - All Blog Posts
-
Where Is The Manufacturing World Coming To?
Michael Ford (Posted 5/16/13) -
Retain your existing investment in assembly programs even if you change your machines
Mark Laing (Posted 5/14/13) -
How do you manage your assembly variants?
Mark Laing (Posted 5/8/13) - All Blog Posts
-
Estimating wiring harness costs in seconds
John Day (Posted 5/9/13) -
A pickup truck with park assist and a lot more
John Day (Posted 5/6/13) -
To Infinity and Beyond
J VanDomelen (Posted 4/30/13) - All Blog Posts
-
OVM Gets Connected
Dennis Brophy (Posted 9/10/12) -
The floating point argument
Colin Walls (Posted 9/10/12) -
Open Stand & EDA Standardization
Dennis Brophy (Posted 8/28/12) - All Blog Posts
-
Part 1: The 2012 Wilson Research Group Functional Verification Study
Harry Foster (Posted 5/8/13) -
Those nasty wire’s and reg’s in Verilog
Dave Rich (Posted 5/3/13) -
Getting AMP’ed Up on the IEEE Low-Power Standard
Dennis Brophy (Posted 4/29/13) - All Blog Posts
-
Battle of Fins and BOXes
Arvind Narayanan (Posted 12/7/12) -
TSMC 28nm yield (SemiWiki)
Simon Favre (Posted 3/5/12) -
DAC 2011 is upon us!
Simon Favre (Posted 5/11/11) - All Blog Posts
-
Why Not Just Shove a Heatsink on Top of it? Part 2: Heat Flow Budgets
Robin Bornoff (Posted 5/15/13) -
Why Not Just Shove a Heatsink on Top of it? Part 1
Robin Bornoff (Posted 5/13/13) -
Hot Off the Press
Nazita Saye (Posted 5/3/13) - All Blog Posts
-
PADS Tips and Tricks: Building a PCB Decal with Polar Patterns
Jim Martens (Posted 5/13/13) -
Interactive Routing in the PADS ES Suite
Jim Martens (Posted 5/9/13) -
Schematic Capture in the PADS ES Suite video release
Gary Lameris (Posted 5/3/13) - All Blog Posts
-
EDA vs. Windows 8
Mike Jensen (Posted 5/6/13) -
VHDL-AMS Stress Modeling – Part 3
Mike Jensen (Posted 3/25/13) -
VHDL-AMS Stress Modeling - Part 2
Mike Jensen (Posted 1/28/13) - All Blog Posts
-
U.S. DOT launches large V2V and V2I test
John Day (Posted 8/23/12) -
Did you know this?
John Day (Posted 6/25/12) -
Why aren’t tools from different suppliers easier to integrate?
John Day (Posted 6/19/12) - All Blog Posts
-
To Infinity and Beyond
J VanDomelen (Posted 4/30/13) -
Warp Factor 10, Mr. Sulu
J VanDomelen (Posted 4/25/13) -
Bombardier Steps Up to the Big Boys
J VanDomelen (Posted 4/20/13)
-
Instant Replay for Debugging SoC Level Simulations
Mark Olen (Posted 12/13/11) -
GENIVI development strategy requires competitors to cooperate
John Day (Posted 11/10/11) -
ARM Development Conference
Colin Walls (Posted 7/4/11)
-
Estimating wiring harness costs in seconds
John Day (Posted 5/9/13) -
A pickup truck with park assist and a lot more
John Day (Posted 5/6/13) -
If you’re in Europe this summer
John Day (Posted 4/29/13)
-
How do you define DFM?
David Abercrombie (Posted 5/19/09) -
Are Design Rules Broken?
David Abercrombie (Posted 5/15/09)
Recent Comments
- Dave Rich said I know a few companies that have gone to the troub... in SystemVerilog Coding Guidelines
- Linc Jepson said Dave, It's almost 4 years after this post. As fa... in SystemVerilog Coding Guidelines
- simmons10 vigorda said What to Look for in a Hard Drive That You Are Purc... in Shortening Design Cycles With Concurrent Engineering
- Emerald Winburn said I like a lot the way of your writing, I think that... in PCB Developers are the Unsung Heroes of Innovation!
- HMR said I am a bit worried some publications I have recent... in A Load of HVAC TLAs
- Byron Blackmore said A project XML file will have a element, and an as... in FloTHERM and its new XML neutral file format
- max lai said Heated Block Example Steel (Mild) 6.3000... in FloTHERM and its new XML neutral file format
- max lai said Can "xml_case" tag makes it a project XML? becaus... in FloTHERM and its new XML neutral file format
- max lai said Can tag makes it a project XML? because it seems ... in FloTHERM and its new XML neutral file format
- Ramesh Sedam said Am very new to UVM and stuck with this error.. ple... in Using the UVM 1.0 Release with Questa
Tags
FloVENT
Mentor Graphics
Software
Aerospace
Linux
CFD
Engineer
nasa
Electronic
Embedded Systems
Milaero
Mil-Aero
Mentor
electrical
Military
UVM
Hardware
Electronics Cooling
Design Automation
Electric
OVM
Mentor.com
Computer
RTOS
FloEFD
Nucleus
CHS
IESF
Geek
Boeing
Blogs by Design Area
- Embedded Software
- Valor MSS PCB Manufacturing Systems Solutions
- Electrical & Wire Harness Design
- FPGA
- Functional Verification
- IC Design
- Mechanical Analysis
- PCB Design Software & Tools
- System Modeling
- Vehicle System Design
Mentor Blog Authors
-
Jim Martens
-
Harry Foster
-
John Day
-
J VanDomelen
-
Nazita Saye
-
Dave Rich
-
Michael Ford
-
Robin Bornoff
-
Dennis Brophy
-
Mike Jensen
-
Colin Walls
-
Mark Laing
-
Andrew Patterson
-
Phil Burr
-
Matt Radochonski
-
Anil Khanna
-
Kamran Shah
-
Gary Lameris
-
Randall Myers
-
Christopher Hallinan
-
Jamie Little
-
Brad Dixon
-
Ricardo Anguiano
-
admin
-
Gene Forte