Sign In
Forgot Password?
Sign In | | Create Account

Mentor Blogs

Posts tagged with 'tape-out'

22 Jan, 2011
IC Design

Dawn at the OASIS

Posted by Joe Davis

Joe Davis Almost 10 years ago, as the industry was starting to adopt model-based OPC and other resolution enhancing techniques on a large scale, the ITRS got out its looking glass and saw an “explosion” in the size of the files used to describe chip layouts. As a result, a group of industry companies collaborated to create a SEMI spec for the OASIS format for layout data. The format was officially … Read More

diffusion of innovation, GDSII, Adoption, RET, tape-out, OASIS, OPC

PADS Home Page

PCB Design

Valor PCB Manufacturing Systems Solutions

Electrical & Wire Harness Design

Functional Verification

IC Manufacturing

IC Design

Mechanical Analysis

Silicon Test and Yield Analysis

System Modeling

Vehicle System Design

3D-IC Design and Test Solutions

Aerospace and Military Solutions

Accelerating ARM-based Design

Automotive Solutions

Fabless/Foundry Ecosystem Solutions

Recent Comments