Sign In
Forgot Password?
Sign In | | Create Account

Mentor Blogs

Posts tagged with 'UPF'

10 Apr, 2014

Dennis Brophy Its always fun to take the wraps off of solutions we have been hard at work developing.  The global team of Mentor Graphics engineers have spent considerable time and energy to bring the next level of SoC design and verification productivity to what seems to be a never ending response to Moore’s Law.  As silicon feature sizes get smaller, design sizes get larger and the verification problem mushrooms.  … Read More

UPF, UVM, Codelink, Enterprise Verification Platform, Accellera, Portable Stimulus, VirtuaLAB, Gary Smith EDA, Moore's Law

11 Feb, 2014

Dennis Brophy One of the nice things about DVCon is the update one can get from the developers of IEEE and Accellera standards.  And this year’s DVCon is no exception.  The four days of DVCon begin and end with tutorials that cover updates to popular standards like UVM, UPF, SystemC and more.  For our part, Mentor Graphics is participating in the development and delivery of these updates with our peers. I have written … Read More

IEEE 1801, DVCon, UVM, SystemC, UPF

15 Oct, 2013

Dennis Brophy Low Power Flow Kicks-off Symposium In the world of electronic design automation, as an idea takes hold and works its way from thought to silicon, numerous tools are used by engineers and the like to help bring a good idea to product fruition.  Standards play a key and important role to help move your user information from high-level concepts into the netlists can be realized in silicon.  The IEEE Standards … Read More

UPF, IEEE 1801, ieee standards association, ARM, Questa Vanguard Partnership, Interoperability, Low Power

28 Jun, 2013

Harry Foster Clocking and Power Trends In Part 2 of this series of blogs, I continued the discussion focused on design trends (click here) as identified by the 2012 Wilson Research Group Functional Verification Study (click here). In this blog, I continue presenting the study findings related to design trends, with a focus on clocking and power trends. Independent Asynchronous Clock Domains Figure 1 shows the percentage … Read More

Verification Academy, Verification, Verification Methodology, Functional Verification, Accellera, Wilson Research Group Study, UPF, IEEE 1801, Low Power

29 May, 2013

Dennis Brophy Download the standard now – at no charge The IEEE Standards Association (IEEE-SA) has published the latest UPF 2.1 standard, officially called IEEE Standard for Design and Verification of Low-Power Integrated Circuits, many refer to it as IEEE 1801 or UPF for the Unified Power Format as this was the name Accellera had given it prior to transferring standardization responsibility and ongoing maintenance … Read More

UPF, DAC, IEEE 1801, Accellera, Low Power, IEEE Get, ieee standards association

29 Apr, 2013

Dennis Brophy Power Aware Verification Course Modules Released I guess I could continue the puns on the low-power theme as a few readers may get a charge out of it.  And there is a reason I seem to gravitate to puns from the start.  The first chair of the IEEE 1801 committee and I exchanged puns one time that resulted in him shipping me a Pun DVD that recorded a pun contest in which one person and another tried to … Read More

Low Power, Power Aware Verification, IEEE 1801, UPF

14 Mar, 2013

Dennis Brophy IEEE 1801™-2013 Enters Pre-Publish Phase The completion and approval of electronic design automation standards has seemed to be the order of the day for several months now.  Added to this list is the IEEE Standards Association (SA) approval of their newly revised low power standard (IEEE 1801™-2013).  The IEEE SA’s Review Committee (RevCom) unanimously recommended approval and that was confirmed by … Read More

UPF, Erich Marschner, IEEE 1801, DVCon, RevCom, Low Power

19 Feb, 2013

Dennis Brophy Learn about new standards, industry surveys and trends This year’s DVCon is set and if you have not yet registered, you can do it now – or just show up!  If you want to secure seating at some of the Monday tutorial events, I strongly encourage pre-registration to ensure you can secure a seat.  And if you just want to see the exhibits and chat with suppliers, that’s free. The IEEE low power format is … Read More

IEEE 1801, Low Power, Harry Foster, Wally Rhines, UPF

20 Jul, 2012

Dennis Brophy Live & In-Person at DAC 2012! Verification Academy, the brain child of Dr. Harry Foster, Chief Verification Scientist at Mentor Graphics, was live from the Design Automation Conference tradeshow floor this year.  Harry is pictured to the right giving an update on his popular verification survey from the DAC tradeshow floor. The Verification Academy, predominantly a web-based resource is a popular … Read More

Formal, Doulos, Verification Academy, UVM Express, Verification Trends, Tech Design Forum, ACE, Thales, AMS, UPF, ABV, UVM, Coverage Closure, iTBA, DAC, Low Power, ARM, OVM, Assertion-Based Verification

30 May, 2012
Functional Verification

Off to DAC!

Posted by Dennis Brophy

Dennis Brophy Where might our paths cross? It is always challenge to fit all the needed visits in during the Design Automation Conference (DAC).  If you happen to like some of the same events I attend, then the chances are good our paths might cross in public. Saturday and Sunday are busy with an Accellera Systems Initiative board meeting.  Split across two days, Accellera board members will meet to conduct traditional … Read More

UPF, UCIS, UVM, DAC, EDAC, Accellera, Verification Academy, SystemC, TLM, Gary Smith

3 Feb, 2011

Dennis Brophy IEEE Standards Association Hosts Design Automation Standardization Workshops in Bangalore & Delhi I, along with several other individuals, will participate in two IEEE-SA EDA standardization workshops in India on Friday, 4 February 2011 in Bangalore and on Thursday 10 February 2011 in New Delhi.  In the last year, the IEEE announced it opened an office in Bangalore, India.  This is the fourth IEEE … Read More

UPF, 1735, 1666, SystemC, 1801

20 Aug, 2010
IC Design

Effects of Inception

Posted by Arvind Narayanan

Arvind Narayanan For those of you who were wondering if I had fallen off the face of the planet, the answer is no. My mind was stuck in a limbo when I got hurt in an extraction (not the parasitic kind) mission. Confused? Read on… I finally got to watch the critically acclaimed sci-fi movie Inception last weekend and life has never been the same again. Without giving away too much detail for the benefit of those who … Read More

Donut Domains, Multi-Voltage Flow, always-on, UPF

4 Feb, 2010

Arvind Narayanan Step 0 Commitment – Are you really sure you want to MV? Are you positive that Multi-Vt & Clock gating would not help with your power budgets? Proceed to step1 with caution only if you really must. Step 1 Architecture Selection – Ensure that the architecture is frozen and capture all the power constraints required for the chosen MV style in the UPF file. As most of you are aware this can also be done … Read More

Isolation Cells, Level Shifter, Always on Buffers, Power Switches, UPF, MTCMOS, Multi-Voltage

PADS Home Page

PCB Design

Valor PCB Manufacturing Systems Solutions

Electrical & Wire Harness Design

Functional Verification

IC Manufacturing

IC Design

Mechanical Analysis

Silicon Test and Yield Analysis

System Modeling

Vehicle System Design

3D-IC Design and Test Solutions

Aerospace and Military Solutions

Accelerating ARM-based Design

Automotive Solutions

Fabless/Foundry Ecosystem Solutions

Recent Comments