Sign In
Forgot Password?
Sign In | | Create Account

Mentor Blogs

Posts tagged with 'UVM'

3 Dec, 2010

Harry Foster As the saying goes: Those who fail to plan, plan to fail. With that said, I am excited to announce a new module focused on Verification Planning, which has been one of the Verification Academy’s most-requested subjects for new content. The new Verification Planning module is delivered by our subject matter expert, who literally wrote the book on the subject, Peet James. The goal of verification planning … Read More

Functional Verification, OVM, Assertion-Based Verification, Verification Methodology, UVM, Verification Academy

14 Oct, 2010

Dennis Brophy 23rd Synopsys EDA Interoperability Forum Features a Verification Session with focus on the UVM Register Package As readers of the Verification Horizons BLOG know from recent posts, progress towards a register & memory facility in UVM 1.0 is well underway.  While the Accellera VIP-TSC is making good progress, limited information is available to non-participants.  This limited knowledge is true for … Read More

interoperability forum, Register Package, Accellera, UVM, VIP-TSC, synopsys

23 Sep, 2010

Dennis Brophy Mentor/Synopsys Collaboration Bears Fruit Two weeks back I shared information in a blog on collaboration between Mentor Graphics and Synopsys to reduce the number of candidate register packages being considered by the Accellera Verification IP (VIP) Technical Subcommittee (TSC).  Mentor withdrew its candidate when all our requirements were able to be addressed in an update to the Synopsys RAL candidate. As … Read More

OVM, ral, Accellera, UVM, VIP-TSC

7 Sep, 2010

Dennis Brophy Mentor Announces Collaboration with Synopsys on Joint Register Package Candidate Mentor has recently teamed with Synopsys to collaborate on the Synopsys RAL candidate to provide extensions that meet our register package requirements.  Because of this, it allowed us to withdraw our candidate from consideration by the Accellera VIP-TSC recently. Further, as part of the Accellera VIP-TSC UVM development … Read More

OVM, ral, Accellera, verification methodolgy, VIP-TSC, Register Package, UVM

28 Jun, 2010

Mark Glasser Now that the Accellera VIP-TSC has released UVM-EA, effectively narrowing the choice of verification methodologies to UVM or OVM, many people are asking which way to go — OVM or UVM?  The answer depends a lot on where you are in code development and what your risk tolerance is.  The good news is that neither is a bad choice. One thing is certain: OVM is not dead yet.  It will be around for a long time.  … Read More

OVM, UVM, Accellera, UVM-1.0, VIP-TSC, UVM E.A., UVM Early Adopter

9 Jun, 2010

Dennis Brophy DAC Attendees Invited to Accellera’s Breakfast sponsored by Mentor, Cadence & Synopsys The full statement can be read at EDA Cafe, click here. The Big-3 EDA companies point out in the statement the work within Accellera to create an interoperability guide and kit to ensure verification IP and testbenches written in either the Verification Methodology Manual (VMM) or the Open Verification Methodology … Read More

VMM, VIP, OVM, Accellera, verification IP, UVM

3 Jun, 2010

Dennis Brophy Visit Booth 1383 – The hub of OVM/UVM Activity at DAC The OVM World booth at the Design Automation Conference (#1383) will feature user and partner presentations on OVM/UVM, a live discussion by prominent verification experts and a Tuesday cocktail reception from 4:30 p.m. to 6:00 p.m. The Open Verification Methodology (OVM) is the industry’s open and  interoperable solution, guaranteed to run on … Read More

UVM, DAC, design automation conference, Accellera, ovmworld, OVM

2 Jun, 2010

Dennis Brophy UVM: Charting the New Territory At this year’s DAC, Accellera introduces UVM (Universal Verification Methodology) to the world at its Tuesday breakfast and panel discussion.  While Accellera may call this “Charting the New Territory,” it is not terra incognita to Mentor Graphics nor to tens of thousands of OVM users.  UVM is at is simplest, just OVM.  If you know OVM; you know UVM. While OVM and … Read More

Accellera, DAC, 47DAC, UVM, OVM

28 May, 2010

Dennis Brophy UVM Layering Package updated from OVM Layering Package In an earlier blog post, I discussed a sequence layering technique that Mentor verification technologists had created and presented on at DVCon 2010, based on OVM.  This package has been updated and tested to work with UVM 1.0 EA and is ready for download. As a reminder, the UVM Layering 1.0 Package, like the OVM one, provides the means to add … Read More

OVM, Register Package, DVCon, testbench, UVM, Sequence, sequencers

21 May, 2010

Dennis Brophy Easier DUT to Testbench Connections This package introduces a very simple class called uvm_container. In this package Mentor shows how to use this class to link a Design Under Test (DUT) and a testbench.  The UVM Container can be downloaded here as a companion to the Accellera UVM 1.0 EA. This extension also introduces the dual top methodology. This methodology isolates the connections between the … Read More

UVM, Verification Methodology, Accellera

19 May, 2010

Dennis Brophy Mentor supplies the first Register Package for UVM As I mentioned in my earlier blog post to disclose Mentor’s support of UVM-EA on the Questa Verification Platform, we would bring forward other OVM elements and make them UVM ready.  We have done this for the OVM register package. For those who are looking at the UVM-EA and want to avail themselves of additional UVM-ready value added elements, you … Read More

Questa, Register Package, OVM, UVM

17 May, 2010

Dennis Brophy The Accellera VIP-TSC makes the Early Adopter release of the Universal Verification Methodology (UVM) available. While Accellera does not use the Latin word Omnimodus in place of the English word Universal, what Accellera does make available is for all practical intents and purposes just OVM.  In April 2010, we made available at www.ovmworld.org an early version of UVM EA.  It has now been updated … Read More

Functional Verification, OVM, Accellera, VIP-TSC, UVM, UVM E.A.

12 Apr, 2010

Dennis Brophy I shared information in my last blog that Mentor’s OVM-EA starter kit could be downloaded and used by those who need to plan a possible move to, or use of UVM.  I pointed out that we uploaded to OVM World two contributions: (1) Mentor’s UVM-EA Starter Kit and (2) UVM-EA OVM Compatibility Overlay Kit. While many have started to take a look at the kits, one use scheme I did not expect to come out of … Read More

OVM, UVM, UVM E.A.

8 Apr, 2010

Dennis Brophy Companion UVM-EA OVM Compatibility Overlay Kit for Available for Download Mentor Graphics has made available its UVM-EA starter kit to promote OVM users’ feedback on UVM. As I wrote in an earlier blog, Accellera has defined specific modifications to OVM 2.1.1 to create UVM-EA.  The Mentor Graphics version of the UVM-EA can be downloaded here.  The UVM-EA starter kits passes all our Questa 6.6 regression … Read More

UVM Early Adopter, Verification Methodology, Interoperability, OVM, Accellera, UVM, UVM E.A.

8 Apr, 2010

Dennis Brophy Requirements set for Accellera UVM-EA (Early Adopter) Release This was a productive week for Accellera. After months of discussions, the Accellera Verification IP Technical Subcommittee (VIP-TSC) voted to adopt OVM 2.1.1 as the base of its verification methodology. Accellera’s OVM version will be called UVM. In adopting OVM 2.1.1, Accellera signaled it will make further changes. The VIP-TSC has … Read More

Methodology, OVM, Accellera, UVM

Embedded Software

PADS Home Page

PCB Design

Valor PCB Manufacturing Systems Solutions

Electrical & Wire Harness Design

Functional Verification

IC Manufacturing

IC Design

Silicon Test and Yield Analysis

System Modeling

Vehicle System Design

3D-IC Design and Test Solutions

Aerospace and Military Solutions

Accelerating ARM-based Design

Automotive Solutions

Fabless/Foundry Ecosystem Solutions

Recent Comments