Sign In
Forgot Password?
Sign In | | Create Account

Mentor DFT Tools Fully Support TSMC's Reference Flow 7.0

WILSONVILLE, Ore. and HSINCHU, Taiwan, July 18, 2006 – Mentor Graphics Corporation (Nasdaq: MENT) and Taiwan Semiconductor Manufacturing Company (NYSE: TSM) today announced that Mentor Graphics’ entire design for test (DFT) tool suite is included in the TSMC Reference Flow 7.0.

YieldAssist™ joins TestKompress® in the Reference Flow 7.0. As a result, designers now have a fully verified DFT flow from test generation through failure diagnosis based on Mentor Graphics’ tools and methods.

Effective testing and failure diagnosis is crucial for designs manufactured with smaller geometries. With the addition of YieldAssist to TSMC’s Reference Flow 7.0, the Mentor DFT line-up provides an entire flow that offers effective scan testing, test pattern compression, memory built-in self-test (BIST), and failure diagnosis. TSMC provides a complete set of application notes and tutorials to facilitate DFT implementation.

“By including Mentor DFT tools in the Reference Flow 7.0, TSMC provides designers with a solid blueprint for high-quality testing and failure analysis,” said Ed Wan, senior director of design service marketing at TSMC. “Mentor’s DFT technology provides designers with a flow to create high-quality products.”

Yield issues and power management are key concerns at technology nodes below 90nm. The combination of high-quality test and effective failure analysis are key to achieving yields. TestKompress achieves high quality scan test by effective pattern compression with a wide variety of fault models, including at-speed faults, which are especially effective in achieving low defects per million (DPM) rates in nanometer designs. YieldAssist perfectly complements TestKompress® by enabling accurate failure diagnosis directly from compressed patterns, without the need for special diagnosis or “by-pass” patterns. This means that failure diagnosis can be done directly on devices failing manufacturing test, without the need for retesting. Defect site call-outs can be viewed in a physical realm by using an interface to Calibre® RVE. The modular TestKompress flow provides additional flexibility that can be used to minimize scan routing, reduce test pin-out requirements and manage power during testing.

“We have built upon our earlier relationship with TSMC to create a complete DFT and failure analysis flow,” said Robert Hum, vice president and general manager of the Design Verification and Test division for Mentor Graphics. “This has enabled us to offer DFT technology that meets real customer needs for nanometer designs. Such collaboration between the foundry and EDA tool vendor is essential for the smaller geometry designs.”

About Mentor Graphics Design-for-Test Tools
Mentor Graphics provides the industry's broadest portfolio of DFT solutions for today's System-on-Chip and deep submicron designs, including integrated solutions for scan, automatic test pattern generation (ATPG), electronic design and test (EDT), advanced memory test, boundary scan, logic built-in self-test and a variety of DFT-related flows. For more information visit: www.mentor.com.

About Mentor Graphics
Mentor Graphics Corporation (Nasdaq: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of over $700 million and employs approximately 4,000 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.

About TSMC
TSMC is the world's largest dedicated semiconductor foundry, providing industry's leading process technology and the foundry industry's largest portfolio of process-proven library, IP, design tools and reference flows. The company operates two advanced twelve-inch wafer fabs, five eight-inch fabs and one six-inch wafer fab. TSMC also has substantial capacity commitments at its wholly owned subsidiaries, WaferTech and TSMC (Shanghai), and its joint venture fab, SSMC. TSMC is the first foundry to provide 65nm production capabilities. Its corporate headquarters are in Hsinchu, Taiwan. For more information about TSMC please see http://www.tsmc.com.

Mentor Graphics, TestKompress and Calibre are registered trademarks, and YieldAssist is a trademark of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.

For more information, please contact:
Carole Thurman
Mentor Graphics
503.685.4716
carole_thurman@mentor.com

Laurie Brunner-Ewell
TSMC North America
408.382.8089
lbrunner@tsmc.com

 
Online Chat