Reduce Design Complexity

Today's advanced designs have grown too massive and complex to design and verify using traditional RTL methodologies. Electronic System Level (ESL) design methodologies address this complexity problem by elevating design to a higher level of abstraction resulting in a more predictable and productive design process.

ESL Products

Vista

Vista is an integrated TLM 2.0-based solution for architecture design exploration, verification and virtual prototyping for designing, optimizing and validating SoC hardware and software.

Catapult C Synthesis

Catapult C Synthesis is a high-level synthesis tool for ASIC and FPGA hardware designers who need to deliver optimal implementations with aggressive time-to-market requirements.

ESL Resources

Saving verification time using TLM modeling

On-demand Web Seminar: Today’s electronic systems embed one or more processors (with software!), bus, cache as well as more and more algorithm mapped in hardware in order to cope with performance requirements. View On-demand Web Seminar

Embedded System Power Consumption: A Software or Hardware Issue?

White Paper: The power consumption of devices and the issues around designing for low power are hot topics at this time. This paper looks at the issues from a system-wide perspective and gives guidance on design strategies... View White Paper

High-Level Synthesis Blue Book

Are you an RTL or system designer that is currently using, moving, or planning to move to an HLS design environment? Michael Fingeroff’s High-Level Synthesis Blue Book presents the most effective C++ synthesis coding style for achieving high quality RTL. Learn more

news