ESL Agenda
Blog Post
Posted Feb 18, 2011
by Thomas Bollaert
Follow on Twitter
Go URL
What is a Go URL?Oh my, what a busy ESL agenda! There is content for everyone, everywhere. Here is a list of no less than 7 compelling events. Virtual Prototyping, ESL Verification, High-Level Synthesis: make your choice. What’s on your agenda? Which events will you be attending?
- SystemC Day 2011 - February 28th, San Jose, CA
- High-Level Synthesis Walks the Talk: Synthesizing a Complete Graphics Processing Application - DVCon, March 1st, San Jose, CA
- ESL Verification in the TSMC Reference Flow - Presentation - EDA Tech Forum, March 10th, Santa Clara, CA
- Practical Applications of High-level Synthesis - Presentation - EDA Tech Forum, March 10th, Santa Clara, CA
- Electronic System Level Design and Verification - Tutorial - DATE, March 14th, Grenoble, France
- Making ESL Design and Verification a Reality - Webinar Series - On-demand
- ESLsyn - Conference - June 5-6, San Diego, CA
More Blog Posts
Preparing RecommendationsRecent Posts
- Mentor ESL in TSMC Reference Flow 12
- 48th DAC - Gary’s Magic Formula
- DAC: 9th ESL Symposium
- HLS Fundamentals / Part 2
- HLS Fundamentals: Loop Unrolling and Loop Pipelining
- HLS Contest: And the winner is...
- A Designer’s Perspective on ESL Methodologies for an OFDM Modem Design
- Catapult C and the 7 Samuraïs
- The Why, What and How of HLS @ DATE 2011
- DVCon: Wally Rhine's Keynote
Comments
No one has commented yet on this post. Be the first to comment below.
Add Your Comment
Please complete the following information to comment or sign in.