The Why, What and How of HLS @ DATE 2011
Blog Post
Posted Mar 7, 2011
by Thomas Bollaert
Follow on Twitter
Go URL
What is a Go URL?Good news for the industry: the DATE (Design, Automation, and Test in Europe) conference is back to growth. And perhaps it is not a surprise given that this year the event is being held in Grenoble. With its great views on the snowy Alps, Grenoble is emerging has the major hub of the electronic and semiconductor industry in Europe.
3D ICs, Low-power, ESL… The rich conference program covers all hot areas of EDA. For those interested in High-Level Synthesis (HLS), a tutorial should of particular interested. “Electronic System Level Design and Verification” explores the practical application of HLS with presentations from Yvan Desmartin and Bernhard Niemann, two knowledgeable HLS users from STMicroelectronics and Fraunhofer IIC, respectively. In addition, Michael Fingeroff, the author of the High-Level Synthesis Blue Book, will share his guidance for how novices can go to experts by simply following the best practice coding examples shown in the book. This full-day session explores how the promise of HLS is becoming a reality.
Title: Electronic System Level Design and Verification
Date: Mon, March 14th, 2011
Time: 09h30 - 18h00
Speakers:
Thomas Bollaert, Mentor Graphics, US
Yvan Desmartin, STMicroelectronics, FR
Michael Fingeroff, Mentor Graphics, US
Bernhard Niemann, Fraunhofer Institute for Integrated Circuits, DE
Michael Fingeroff has worked as a technical marketing engineer for the Catapult C product line at Mentor Graphics since 2002. His areas of interest include DSP and high-performance video hardware. Prior to working for Mentor Graphics, Michael worked as a hardware design engineer developing real-time broadband video systems. Michael received both his bachelors and masters degrees in electrical engineering from Temple University in 1990 and 1995 respectively.
Yvan Desmartin, is design team leader in STMicroelectronics Home Entertainment & Display Group / Home Video Division. He brings 14 years experience in digital design. His current activities mainly focus on graphic, display and network applications for the Set Top Box market. He received the electronic engineering degree from INSA LYON (France).
Bernhard Niemann is a group manager for Multimedia Terminals at Fraunhofer IIS. He has been dealing with C++ based design since 2000, when he developed the SystemC training classes offered by Fraunhofer IIS. Since then he was involved in various C++ based design activities ranging from executable specification in SystemC to the introduction of C++ based synthesis into the design flow at Fraunhofer IIS. His current activities are focused on chipset design for new hybrid (satellite and terrestrial) broadcasting systems.
About Thomas Bollaert
My first encounter with HLS, back then behavioural synthesis, dates more than 15 years. Since then my ventures have led me to explore many aspects of the ESL design flow, including HW/SW co-design, architecture exploration and of course, C synthesis. Five years ago, I joined Mentor to develop the Catapult C product line in Europe. Recently, my little family followed me all the way from Paris to Oregon, where I now serve as product marketing manager for Mentor Graphics' high-level synthesis product line.
Visit Thomas Bollaert’s Blog
More Posts by Thomas Bollaert
More Blog Posts
Preparing RecommendationsRecent Posts
- Mentor ESL in TSMC Reference Flow 12
- 48th DAC - Gary’s Magic Formula
- DAC: 9th ESL Symposium
- HLS Fundamentals / Part 2
- HLS Fundamentals: Loop Unrolling and Loop Pipelining
- HLS Contest: And the winner is...
- A Designer’s Perspective on ESL Methodologies for an OFDM Modem Design
- Catapult C and the 7 Samuraïs
- The Why, What and How of HLS @ DATE 2011
- DVCon: Wally Rhine's Keynote
Comments
No one has commented yet on this post. Be the first to comment below.
Add Your Comment
Please complete the following information to comment or sign in.