More ESL Design
Blog
Posts tagged with 'Ericsson'
Recent Posts
- Mentor ESL in TSMC Reference Flow 12
- 48th DAC - Gary’s Magic Formula
- DAC: 9th ESL Symposium
- HLS Fundamentals / Part 2
- HLS Fundamentals: Loop Unrolling and Loop Pipelining
- HLS Contest: And the winner is...
- A Designer’s Perspective on ESL Methodologies for an OFDM Modem Design
- Catapult C and the 7 Samuraïs
- The Why, What and How of HLS @ DATE 2011
- DVCon: Wally Rhine's Keynote
Archives
- June, 2011
- May, 2011
- April, 2011
- March, 2011
- February, 2011
- January, 2011
- December, 2010
- July, 2010
- June, 2010
- May, 2010
- April, 2010
- March, 2010
- February, 2010
- January, 2010
- December, 2009
- November, 2009
- October, 2009
- September, 2009
- August, 2009
- July, 2009
- 46th DAC / STMicroelectronics designs a Frequency Domain Processor out of pure C++
- 46th DAC / Hitachi reports 8 tape-outs with Catapult C
- 46th DAC / San Francisco’s other Marathon
- Catapult C Synthesis, the 46th DAC “Must-see” product according to analysts
- Hardware Engineers need to Communicate
- Tighter flows, lower power, bigger benefits
- ESL: Systems vs. Semiconductor - Systems 1, Semiconductors 2
- Catapult C users speak out at DAC
- Synthesizing parallel designs from sequential C++ - part 2
- “This one is right on target”
- Synthesizing parallel designs from sequential C++ - part 1
- "Hello World" equivalent for hardware engineers
- June, 2009
- May, 2009
Tags
- High-Level Synthesis (37)
- Catapult C Synthesis (25)
- DAC (15)
- User Testimonial (13)
- Low Power (6)
- SystemC (6)
- Partner (6)
- Control-Logic Synthesis (6)
- Bluebook (5)
- Vista (5)
- ANSI C++ (4)
- Catapult C (3)
- STMicroelectronics (3)
- C synthesis (3)
- How-to (3)
- esl (3)
- EDA Tech Forum (2)
- TSMC (2)
- Verification (2)
- Unrolling (2)
- Architecture Design (2)
- C++ (2)
- Full-Chip (2)
- Gary Smith (2)
- ASIC (2)
- Architecture Validation (2)
- intel (1)
- Tutorial (1)
- Loop (1)
- HLS (1)
- DesignCon (1)
- ESL Verification (1)
- OFDM (1)
- Deepchip (1)
- ARM (1)
- Freescale (1)
- control (1)
- Learning (1)
- Clock-Gating (1)
- Pipelining (1)
- SystemVerilog (1)
- UVM (1)
- RTL (1)
- FFT (1)
- Cooley (1)
- cost (1)
- ESNUG (1)
- ROI (1)