High-Level Synthesis Report 2011
This High Level Synthesis (HLS) report is based on Mentor Graphics 3rd annual independent worldwide survey executed during January 2011.
A total of 1,133 engineers and engineering management responded. This report analyzes the survey results and identifies relevant emerging trends. Its scope spans HLS adoption, time savings of HLS versus manual RTL, most desired abstraction level, and ESL integration into ESL flows.
A key goal of the report is to define the critical elements semiconductor company management must consider as they evaluate HLS deployment. The topics covered are:
- Survey Methodology and Demographics
- High Level Synthesis - Current Adoption and 2011 Plans
- HLS Time to Verified RTL versus Manual RTL Implementation
- Length of Delays Due To Late Functional Changes and Bug Fixes
- General Criteria Used for HLS Tool Selection
- Preferred Level of HLS Abstraction for Design Implementation
- HLS Integration into ESL Flows
- Summary and Conclusions
High-Level Synthesis Report 2011
More HLS Resources
9th ESL Symposium Panel Discussion at DAC 2011
Technology Overview: Executives from Intel, ARM, Freescale, ST and Mentor will examine the industry-wide move to ESL by highlighting the views and experiences of executives from leading semiconductor, IP and EDA companies. View Technology Overview
Seven Steps to Higher Productivity: STMicroelectronics HLS Flow for Complex IPs
White Paper: Presents a 7-step C-based methodology developed by STMicroelectronics using Catapult C Synthesis. This HLS flow used to produce a video processor IP design for video decoders and display subsystems that... View White Paper
High-Level Synthesis Blue Book
The High-Level Synthesis Blue Book is a comprehensive guide for designing hardware using C++, regardless of which HLS tool is used. It targets RTL designers currently using, moving, or planning to move to an HLS design environment. Learn More