Sign In
Forgot Password?
Sign In | | Create Account

ESL Simulation with Veloce Hardware Emulation

Details

Overview

It's often desirable to co-simulate abstract high-level descriptions with RTL blocks. This eliminates the task of creating ESL models for legacy RTL that lies outside the design exploration space and is not subject to change. Running the legacy RTL on the Veloce hardware emulator in tandem with high-level descriptions running in Vista permits full chip verification without sacrificing performance. This session presents an overview of the Veloce emulator and its integration with Vista.

What You Will Learn

  • How ESL tools help shorten the total design cycle
  • The latest advancements in reaching verification coverage
  • How to enhance your productivity with state-of-the art ESL technology

Who Should Attend

  • Hardware designers
  • ESL engineers
  • Verification engineers

About the Presenter

Presenter Image Jim Kenney

Jim Kenney has 30 years of simulation experience including hardware emulation and HW/SW co-simulation. He’s worked as a developer, applications engineer, and is currently the Marketing Director for Mentor’s Emulation Division. He holds a BSEE from Clemson University.

Related Resources

Multimedia

Saving verification time using TLM modeling

Today’s electronic systems embed one or more processors (with software!), bus, cache as well as more and more algorithm mapped in hardware in order to cope with performance requirements.…View On-demand Web Seminar

ESL & HDL Design Solutions

In this session we will review the design complexity challenges and solutions in the ESL & RTL design and synthesis areas that are being offered by Mentor Graphics. Specifically, we will provide an...…View Technology Overview

SoC Multi-core Architectural Exploration Using Vista

This presentation will look at a number of different architectural choices; exploring how the architecture can be quickly characterized, how decisions can be analyzed and understood.…View On-demand Web Seminar

Other Related Resources

Introduction to Vista

Training Course: The Introduction to Vista course will get you started with ESL design without any knowledge of ESL modeling or tools. This course shows you how to model, simulate, and debug an entire ESL system from scratch...…View Training course

Using a Virtual Prototype: A Sample

Download:  These example and application note provide information and background for using a sample virtual prototype (VP) created using the Mentor Vista product. You can run software on this VP using the Sourcery...…View Download

Vista Virtual Prototyping

White Paper: Vista Virtual Prototyping provides an early, abstract functional model of the hardware to software engineers even before the hardware design is implemented in RTL. It can run software on embedded processor...…View White Paper

 
Online Chat