ESL Simulation with Veloce Hardware Emulation

On-demand Web Seminar

Requires Flash Player.

This session presents an overview of the Veloce emulator and its integration with Vista.

Duration: 26:58

Products: Vista

View On-demand Web Seminar (Opens in New Window/External URL)

Details

Overview

It's often desirable to co-simulate abstract high-level descriptions with RTL blocks. This eliminates the task of creating ESL models for legacy RTL that lies outside the design exploration space and is not subject to change. Running the legacy RTL on the Veloce hardware emulator in tandem with high-level descriptions running in Vista permits full chip verification without sacrificing performance. This session presents an overview of the Veloce emulator and its integration with Vista.

What You Will Learn

  • How ESL tools help shorten the total design cycle
  • The latest advancements in reaching verification coverage
  • How to enhance your productivity with state-of-the art ESL technology

Who Should Attend

  • Hardware designers
  • ESL engineers
  • Verification engineers

About the Presenter

Presenter Image Jim Kenney

Jim Kenney has 30 years of simulation experience including hardware emulation and HW/SW co-simulation. He’s worked as a developer, applications engineer, and is currently the Marketing Director for Mentor’s Emulation Division. He holds a BSEE from Clemson University.

Related Resources

Multimedia

Saving verification time using TLM modeling

Today’s electronic systems embed one or more processors (with software!), bus, cache as well as more and more algorithm mapped in hardware in order to cope with performance requirements.…View On-demand Web Seminar

Virtual Prototyping Using Vista

See Vista Virtual Prototype, a unique solution enabling fast and efficient software debugging and analysis cycles in the context of the target hardware.…View On-demand Web Seminar

ESL & HDL Design Solutions

In this session we will review the design complexity challenges and solutions in the ESL & RTL design and synthesis areas that are being offered by Mentor Graphics. Specifically, we will provide an...…View Technology Overview

Other Related Resources

Embedded System Power Consumption: A Software or Hardware Issue?

White Paper: The power consumption of devices and the issues around designing for low power are hot topics at this time. This paper looks at the issues from a system-wide perspective and gives guidance on design strategies...…View White Paper

Stepwise Refinement and Reuse: The Key to ESL

White Paper: In this paper we will illustrate the essential elements of a five step refinement flow. The first four steps in the flow have been realized in TSMC’s Reference Flow 11 and work is ongoing for reference...…View White Paper

Hardware-Aware Virtual Prototyping

White Paper: Hardware-aware virtual prototyping is the best way to optimize system performance, power consumption, and cost and enable concurrent HW/SW development. Using a multi-core design, this paper demonstrates...…View White Paper