What is the High-Level Synthesis Blue Book?
Requires Flash Player.
The High-Level Synthesis Blue Book is a comprehensive guide for designing hardware using C++, regardless of which HLS tool is used. It targets RTL designers currently using, moving, or planning to move to an HLS design environment.
Duration: 17:14
Tags: Bluebook, C++, Clock-Gating, Control-Logic Synthesis, High-Level Synthesis, HLS
View On-demand Web Seminar (Opens in New Window/External URL)
Details
Overview
In this webcast the author, Mike Fingeroff, will walk you through each chapter of the High-Level Synthesis Blue Book and answer your questions.
The High-Level Synthesis Blue Book is a comprehensive guide for designing hardware using C++, regardless of which HLS tool is used. It targets RTL designers currently using, moving, or planning to move to an HLS design environment.
The book provides a step-by-step approach to using C++ as a hardware design language, including an introduction to the basics of HLS using concepts familiar to RTL designers. Each chapter provides easy to understand C++ examples, along with hardware and timing diagrams where appropriate.
About the Presenter
Mike Fingeroff
Mike Fingeroff has worked as a technical marketing engineer for the Catapult C product line at Mentor Graphics since 2002. His areas of interest includes DSP and high-performance video hardware. Prior to working for Mentor Graphics he worked as a hardware design engineer developing real-time broadband video systems. Mike Fingeroff received both his bachelors and masters degrees in electrical engineering from Temple University in 1990 and 1995 respectively.
Author: HLS Blue Book
The book progresses from simple concepts, such as sequential logic design, to more complicated topics, such as memory architecture and hierarchical sub-system design.
The later design chapters bring together many of the earlier HLS design concepts. After completing the exercises in this book, a designer will be well on their way to becoming an expert in high-level synthesis.
- Chapter 1: Making the Case for High-Level Synthesis
- Chapter 2: General C++ Style
- Chapter 3: Bit Accurate C++
- Chapter 4: Fundamentals of High-Level Synthesis
- Chapter 5: Scheduling of I/O and Memories
- Chapter 6: Sequential and Combinational Hardware
- Chapter 7: Memory Architecture
- Chapter 8: Hierarchical Design
- Chapter 9: Advanced Hierarchical Design
- Chapter 10: FIR Filters
- Chapter 11: FFT Transform
Related Resources
Multimedia
9th ESL Symposium Panel Discussion at DAC 2011
Executives from Intel, ARM, Freescale, ST and Mentor will examine the industry-wide move to ESL by highlighting the views and experiences of executives from leading semiconductor, IP and EDA companies.…View Technology Overview
Saving verification time using TLM modeling
Today’s electronic systems embed one or more processors (with software!), bus, cache as well as more and more algorithm mapped in hardware in order to cope with performance requirements.…View On-demand Web Seminar
ESL Simulation with Veloce Hardware Emulation
This session presents an overview of the Veloce emulator and its integration with Vista.…View On-demand Web Seminar
Other Related Resources
Embedded System Power Consumption: A Software or Hardware Issue?
White Paper: The power consumption of devices and the issues around designing for low power are hot topics at this time. This paper looks at the issues from a system-wide perspective and gives guidance on design strategies...…View White Paper
High-Level Synthesis in the TSMC Reference Flow 11
White Paper: The result of an ongoing collaboration between TSMC and Mentor Graphics, the TSMC RF11 HLS flow steps a hardware design engineer through the complete Catapult flow from concept to gates, including C to...…View White Paper
A Designer’s Perspective on ESL Methodologies for an OFDM Modem Design
White Paper: This paper presents an ESL methodology from a designer‘s perspective. The design process is explained in context of a high throughput and multi-million gate complexity Orthogonal Frequency-Division...…View White Paper

