Sign In
Forgot Password?
Sign In | | Create Account

SoC Multi-core Architectural Exploration Using Vista



This presentation will look at a number of different architectural choices; exploring how the architecture can be quickly characterized, how decisions can be analyzed and understood. Specific examples and metrics will be focused on to demonstrate the effectiveness of Vista's design analysis and optimization capabilities in addressing the challenges associated with complex architectural exploration.

Systems designers today have many potential options for delivering a system which meets application and performance needs while satisfying power requirements. It is critical to understand the implications of these choices; how does one fast processor compare to 2 slower processors for a given application, how would offloading compute intensive tasks effect the overall system performance and power consumption, how can the critical areas for additional optimization be identified.

What You Will Learn

  • How ESL tools help shorten the total design cycle
  • The latest advancements in reaching verification coverage
  • How to enhance your productivity with state-of-the art ESL technology

About the Presenter

Presenter Image Jon McDonald

Jon McDonald is Sr. Technical Marketing Engineer at Mentor Graphics. He received a BS in Electrical and Computer Engineering from Carnegie Mellon and an MS in Computer Science from Polytechnic University. He has been active in digital design, language based design and architectural modeling for over 15 years. Prior to joining Mentor Graphics Mr. McDonald held senior technical engineering positions with Summit Design, Viewlogic Systems and HHB Systems.

Who Should View

  • Hardware designers
  • ESL engineers
  • Verification engineers

Related Resources


Saving verification time using TLM modeling

Today’s electronic systems embed one or more processors (with software!), bus, cache as well as more and more algorithm mapped in hardware in order to cope with performance requirements.…View On-demand Web Seminar

ESL Simulation with Veloce Hardware Emulation

This session presents an overview of the Veloce emulator and its integration with Vista.…View On-demand Web Seminar

ESL & HDL Design Solutions

In this session we will review the design complexity challenges and solutions in the ESL & RTL design and synthesis areas that are being offered by Mentor Graphics. Specifically, we will provide an...…View Technology Overview

Other Related Resources

Introduction to Vista

Training Course: The Introduction to Vista course will get you started with ESL design without any knowledge of ESL modeling or tools. This course shows you how to model, simulate, and debug an entire ESL system from scratch...…View Training course

Using a Virtual Prototype: A Sample

Download:  These example and application note provide information and background for using a sample virtual prototype (VP) created using the Mentor Vista product. You can run software on this VP using the Sourcery...…View Download

Vista Virtual Prototyping

White Paper: Vista Virtual Prototyping provides an early, abstract functional model of the hardware to software engineers even before the hardware design is implemented in RTL. It can run software on embedded processor...…View White Paper

Online Chat