Saving verification time using TLM modeling
On-demand Web Seminar
Abstract
Today’s electronic systems embed one or more processors (with software!), bus, cache as well as more and more algorithm mapped in hardware in order to cope with performance requirements.
Validating and verifying the complete system is becoming a real challenge both in term of fonctionnality but also performance and power consumption.
Duration: 23:10
Details
Overview
RTL was introduced 15 years ago in order to cope with design complexity that could not be handled with schematic approach.
Can you still match your requirements in a reasonable time with RTL? If yes, no need to change. Today’s electronic systems embed one or more processors (with software!), bus, cache as well as more and more algorithm mapped in hardware in order to cope with performance requirements. Validating and verifying the complete system is becoming a real challenge both in term of fonctionnality but also performance and power consumption.
ESL methodology together with TLM (transaction level) modeling raise the level of abastraction, like RTL did, in order to cope with today’s challenges
What You Will Learn
- What is the magic behind TLM modeling (in fact there is no!) to make it faster than RTL
- What are the different levels of TLM modeling
- Why TLM modeling is simple
About the Presenter
Yves Pellerin
As European Product Specialist, Yves Pellerin is working with major system and electronic companies for the development of Electronic System Level (ESL) methodologies. Yves expertise lies in electronic design automation as well as ASIC/FPGA design. He has joined Mentor Graphics 12 years ago working in the field on subjects such as emulation, verification, IP and high level synthesis.
Prior Mentor Yves worked for 7 years as consultant for various electronic companies such as Alcatel, MBDA, Thales providing expertise for leading edge Asic designs. Yves holds a master in electronic from the University of Liverpool.
Who Should View
- Electronic system architects (SoC, boards with processor)
- Verification managers and users
- Board, ASIC and FPGA designers
This web seminar is part of our Tuesday Tech Talks.
Learn More
Related Resources
Multimedia
ESL Simulation with Veloce Hardware Emulation
This session presents an overview of the Veloce emulator and its integration with Vista.…View On-demand Web Seminar
ESL & HDL Design Solutions
In this session we will review the design complexity challenges and solutions in the ESL & RTL design and synthesis areas that are being offered by Mentor Graphics. Specifically, we will provide an...…View Technology Overview
SoC Multi-core Architectural Exploration Using Vista
This presentation will look at a number of different architectural choices; exploring how the architecture can be quickly characterized, how decisions can be analyzed and understood.…View On-demand Web Seminar
Other Related Resources
Vista Virtual Prototyping
White Paper: Vista Virtual Prototyping provides an early, abstract functional model of the hardware to software engineers even before the hardware design is implemented in RTL. It can run software on embedded processor...…View White Paper
Embedded System Power Consumption: A Software or Hardware Issue?
White Paper: The power consumption of devices and the issues around designing for low power are hot topics at this time. This paper looks at the issues from a system-wide perspective and gives guidance on design strategies...…View White Paper
Stepwise Refinement and Reuse: The Key to ESL
White Paper: In this paper we will illustrate the essential elements of a five step refinement flow. The first four steps in the flow have been realized in TSMC’s Reference Flow 11 and work is ongoing for reference...…View White Paper