Using the High-Level Synthesis Blue Book

Details

Overview

The High-level Synthesis Blue Book is a comprehensive guide for designing hardware using C++. This session is targeted towards RTL and Systems designers moving to high-level synthesis as it provides a step-by-step approach for using C++ as a hardware design language.

What You Will Learn

  • How ESL tools help shorten the total design cycle
  • The latest advancements in reaching verification coverage
  • How to enhance your productivity with state-of-the art ESL technology

Who Should Attend

  • Hardware designers
  • ESL engineers
  • Verification engineers

About the Presenter

Mike Fingeroff

Mike Fingeroff has worked as a technical marketing engineer for the Catapult C product line at Mentor Graphics since 2002. His areas of interest includes DSP and high-performance video hardware. Prior to working for Mentor Graphics he worked as a hardware design engineer developing real-time broadband video systems. Mike Fingeroff received both his bachelors and masters degrees in electrical engineering from Temple University in 1990 and 1995 respectively.

Author:  HLS Blue Book

Related Resources

Multimedia

Formal Verification and Sequential Power Optimization of High Level Synthesis Output

Overview of sequential formal equivalence checking and its applicability to high level synthesis based flows.…View On-demand Web Seminar

Power-efficient Design with Catapult C

This webinar presents how design teams can gear up with High-Level Synthesis (HLS) to successfully close on not only timing and area goals, but also on power requirements.…View On-demand Web Seminar

High-level Synthesis in the TSMC Reference Flow 11

This session steps through the complete Catapult C Synthesis flow as documented in the TSMC Reference Flow 11.…View On-demand Web Seminar

Other Related Resources

High-Level Synthesis in the TSMC Reference Flow 11

White Paper: The result of an ongoing collaboration between TSMC and Mentor Graphics, the TSMC RF11 HLS flow steps a hardware design engineer through the complete Catapult flow from concept to gates, including C to...…View White Paper

A Designer’s Perspective on ESL Methodologies for an OFDM Modem Design

White Paper: This paper presents an ESL methodology from a designer‘s perspective. The design process is explained in context of a high throughput and multi-million gate complexity Orthogonal Frequency-Division...…View White Paper

High-Level Synthesis Walks the Talk: Synthesizing a Complete Graphics Processing Application

White Paper: In this paper, we will describe how a complete graphics processing pipeline was implemented using an HLS methodology. As with most real-life applications, this design consists of a complex mix of control...…View White Paper