A Scalable Approach for TLM Across SystemC and SystemVerilog
White Paper
ABSTRACT
There are a number of compelling reasons that SystemC and SystemVerilog should co-exist in advanced verification environments. Hence, many attempts have been made to mix the two languages. The paper addresses the limitations of these current approaches, specifically in terms of scalability for multiple transactions types and dynamic allocation of data to be transferred across the language boundary. A general and scalable method for mixing SystemC and SystemVerilog data transactions and models will be presented, accompanied by working example code taken from real-life projects.
Related Resources
Embedded System Power Consumption: A Software or Hardware Issue?The power consumption of devices and the issues around designing for low power are hot topics at this time. This paper looks at the issues from a system-wide perspective and gives guidance on design strategies... TAGS: Power, Power Management |
Saving verification time using TLM modelingOn-demand Web Seminar 23:10Saving verification time using TLM modelingToday’s electronic systems embed one or more processors (with software!), bus, cache as well as more and more algorithm mapped in hardware in order to cope with performance requirements. |
Stepwise Refinement and Reuse: The Key to ESLWhite PaperStepwise Refinement and Reuse: The Key to ESLIn this paper we will illustrate the essential elements of a five step refinement flow. The first four steps in the flow have been realized in TSMC’s Reference Flow 11 and work is ongoing for reference... TAGS: Optimization, Simulation, TLM, Verification, Vista |
