High-Level Synthesis Walks the Talk: Synthesizing a Complete Graphics Processing Application
White Paper
ABSTRACT
In this paper, we will describe how a complete graphics processing pipeline was implemented using an HLS methodology. As with most real-life applications, this design consists of a complex mix of control logic, datapaths, interfaces, and hierarchy. We will show how these four essential ingredients are addressed in the context of HLS, and we will review the capabilities of current-generation HLS technology and its applicability for complex applications.
Related Resources
High-Level Synthesis in the TSMC Reference Flow 11The result of an ongoing collaboration between TSMC and Mentor Graphics, the TSMC RF11 HLS flow steps a hardware design engineer through the complete Catapult flow from concept to gates, including C to... TAGS: C synthesis, Catapult C Synthesis, ESL Verification, High-Level Synthesis, Low Power, OVM, System Verilog, SystemC, TLM, TSMC |
A Designer’s Perspective on ESL Methodologies for an OFDM Modem DesignThis paper presents an ESL methodology from a designer‘s perspective. The design process is explained in context of a high throughput and multi-million gate complexity Orthogonal Frequency-Division... TAGS: C synthesis, C++, Catapult C Synthesis, Control-Logic Synthesis, High-Level Synthesis, STMicroelectronics, SystemC, User Testimonial |
Formal Verification and Sequential Power Optimization...On-demand Web Seminar 30:47Formal Verification and Sequential Power Optimization of High Level Synthesis OutputOverview of sequential formal equivalence checking and its applicability to high level synthesis based flows. |
