Realizing ESL with Scalable Transaction Level Models
White Paper
ABSTRACT
The OSCI TLM2 standard, scalable transaction-level models, and a methodology built around the Vista™ Model Builder technology overcome the three prevalent concerns about electronic system level design. This paper describes how these barriers to adoption have been addressed by the arrival of standard, scalable transaction-level models and the Model Builder methodology, and it presents an example of how to use Vista Model Builder for protocol aware timing simulation.
Related Resources
Embedded System Power Consumption: A Software or Hardware Issue?The power consumption of devices and the issues around designing for low power are hot topics at this time. This paper looks at the issues from a system-wide perspective and gives guidance on design strategies... TAGS: Power, Power Management |
Saving verification time using TLM modelingOn-demand Web Seminar 23:10Saving verification time using TLM modelingToday’s electronic systems embed one or more processors (with software!), bus, cache as well as more and more algorithm mapped in hardware in order to cope with performance requirements. |
Stepwise Refinement and Reuse: The Key to ESLWhite PaperStepwise Refinement and Reuse: The Key to ESLIn this paper we will illustrate the essential elements of a five step refinement flow. The first four steps in the flow have been realized in TSMC’s Reference Flow 11 and work is ongoing for reference... TAGS: Optimization, TLM, Verification, Vista |
