Stepwise Refinement and Reuse: The Key to ESL
White Paper
ABSTRACT
In this paper we will illustrate the essential elements of a five step refinement flow. The first four steps in the flow have been realized in TSMC’s Reference Flow 11 and work is ongoing for reference flow 12. We will briefly show results from reference flow 11 and discuss the work underway for reference flow 12.
A stepwise refinement and reuse flow is necessary to realize the complete benefits of ESL. It preserves each subsequent modeling investment through the transformation and verification of transaction-level models from their initial highly abstracted representation to fully verified RTL. It utilizes transaction-level models as reference models during RTL verification and reuses the initial TLM platform as a “system level testbench” for downstream implementations.
Related Resources
Embedded System Power Consumption: A Software or Hardware Issue?The power consumption of devices and the issues around designing for low power are hot topics at this time. This paper looks at the issues from a system-wide perspective and gives guidance on design strategies... TAGS: Power, Power Management |
Saving verification time using TLM modelingOn-demand Web Seminar 23:10Saving verification time using TLM modelingToday’s electronic systems embed one or more processors (with software!), bus, cache as well as more and more algorithm mapped in hardware in order to cope with performance requirements. |
ESL Simulation with Veloce Hardware EmulationOn-demand Web Seminar 26:58ESL Simulation with Veloce Hardware EmulationThis session presents an overview of the Veloce emulator and its integration with Vista. |
