Using High-Level Synthesis for FPGA Development
White Paper
ABSTRACT
Next generation communication systems (Super 3G, WiMAX, etc.) will enable telecommunications carriers to deliver enhanced multimedia services at super-high-speeds. However, designing the hardware to support these systems has become more and more complicated. To implement these demands into an ASIC or FPGA, one must consider tradeoffs between design time, the size of the silicon implementation, and performance of the final system. Even more challenging, one must complete these larger, more complex designs faster to meet their tight time-tomarket windows. Thus, we have to introduce a new design methodology such as C-Based design.
Related Resources
High-Level Synthesis in the TSMC Reference Flow 11The result of an ongoing collaboration between TSMC and Mentor Graphics, the TSMC RF11 HLS flow steps a hardware design engineer through the complete Catapult flow from concept to gates, including C to... TAGS: C synthesis, Catapult C Synthesis, ESL Verification, High-Level Synthesis, Low Power, OVM, System Verilog, SystemC, TLM, TSMC |
A Designer’s Perspective on ESL Methodologies for an OFDM Modem DesignThis paper presents an ESL methodology from a designer‘s perspective. The design process is explained in context of a high throughput and multi-million gate complexity Orthogonal Frequency-Division... TAGS: C synthesis, C++, Catapult C Synthesis, Control-Logic Synthesis, High-Level Synthesis, STMicroelectronics, SystemC, User Testimonial |
High-Level Synthesis Walks the Talk: Synthesizing a Complete Graphics Processing ApplicationIn this paper, we will describe how a complete graphics processing pipeline was implemented using an HLS methodology. As with most real-life applications, this design consists of a complex mix of control... TAGS: C synthesis, C++, Catapult C Synthesis, Control-Logic Synthesis, ESL Verification, High-Level Synthesis, Optimization, SystemC, Verification |