Why You Should Optimize Power at the ESL
White Paper
ABSTRACT
The opportunities for optimizing a design for power are greatest at the architectural level of abstraction, where the design architecture is determined. The further a design moves downstream the less effective optimization techniques become. Power optimization must begin at the electronic system level (ESL). Vista™ offers architectural analysis, exploration, and optimization of performance and power at the ESL. It features unique power modeling capabilities and a wide range of power analysis toolsets. Combining Vista with Catapult® creates a continuous power optimization path from the system level through synthesis to implementation. This flow and its benefits are described in this paper, along with a demonstration of using power policies to evaluate the effect of different architectural choices on power consumption.
Related Resources
Vista Virtual Prototyping
White PaperVista Virtual Prototyping
Vista Virtual Prototyping provides an early, abstract functional model of the hardware to software engineers even before the hardware design is implemented in RTL. It can run software on embedded processor...
TAGS: Architecture Design, Architecture Validation, TLM, Vista
Embedded System Power Consumption: A Software or...
White PaperEmbedded System Power Consumption: A Software or Hardware Issue?
The power consumption of devices and the issues around designing for low power are hot topics at this time. This paper looks at the issues from a system-wide perspective and gives guidance on design strategies...
Saving verification time using TLM modeling
On-demand Web Seminar 23:10Saving verification time using TLM modeling
Today’s electronic systems embed one or more processors (with software!), bus, cache as well as more and more algorithm mapped in hardware in order to cope with performance requirements.