STMicroelectronics Utilizes Catapult C Synthesis
Success Story
ABSTRACT
Within just a few years, the STMicroelectronics Imaging Division has gone from evaluating high-level synthesis to relying on Mentor’s high-level synthesis tool, Catapult C Synthesis, to create some of its most critical designs. In fact, more that 70 million phones equipped with STMicroelectronics Imaging chips containing IP designed with Catapult C Synthesis have been already sold.
“We believe that Catapult C Synthesis and high-level synthesis give us an important competitive edge. It is one of many factors in helping us maintain our leadership in the highly competitive imaging market. ”
Massimo Mancuso, Image Processors Business Unit Manager, STMicroelectronics
Catapult C Synthesis Shines a Light on STMicroelectronics Imaging Challenges
STMicroelectronics Imaging Division develops a wide-range of sensors, camera modules and image processors, building on 12 years of experience and expertise in the complete imaging chain (sensors, optics, processing). STMicroelectronics’ image subsystems produce high image quality in compact form factors at a low cost and are mainly targeted at consumer products such as camera phones, PDAs, digital still cameras and optical mices.
To achieve higher design productivity, STMicroelectronics Imaging Division decided to investigate high-level synthesis solutions. A few years ago, Alexandre Cellier, Senior Design Engineer started evaluating the Catapult C Synthesis solution from Mentor within the context of real-world design projects on three different design blocks. The results of all three evaluations surpassed the design team’s expectations. The time needed to produce these blocks was reduced 40-60% compared to creating them in RTL. Moreover, in all three test cases, the quality of the RTL—with respect to area, timing etc.—proved to meet or exceed the hand coded versions.
These impressive results convinced the design team to phase high-level synthesis gradually into its design flow. “As Catapult C Synthesis earned our trust through predictable functional accuracy and high quality of result,” says Cellier, “we gained the needed confidence to assign bigger designs to the tool, resulting in even larger productivity gains.”
Since that time, the STMicroelectronics Imaging Division has successfully taped out over 11 designs, helping the team keep pace with a nearly 5X increase in design complexity in their imaging algorithmic IP during that time. According to Cellier, “Our design team now routinely uses Catapult C Synthesis to create complex, multi-block IP due to its maturity and its increasing capacity.”
Moving Catapult C Synthesis into Mainstream Design at STMicroelectronics
Another welcomed advantage in adopting Catapult C Synthesis was how easily it integrated into the team’s design flow. As the Design Tools and Methodologies manager for the Imaging Division, Giuseppe Bonanno supports many EDA tools in the STMicroelectronics Imaging flows. He is pleased at Catapult C Synthesis smooth adoption, saying, “Catapult C Synthesis proved to integrate quite seamlessly into our design flow. Initial glitches were resolved expeditiously and Mentor’s support was there every time we needed it.”
“With the Catapult C Synthesis flow, RTL debug literally disappears. The C model is validated in its environment, and from there correct-by-construction RTL is created. This reduces the verification effort dramatically.”
Giuseppe Bonanno, Design Tools and Methodologies Manager, STMicrolectronics
About STMicroelectronics
The STMicroelectronics Imaging Division, within the company’s Home Entertainment and Displays Group, creates high-image quality products targeted at the consumer market. To achieve higher design productivity to compete more effectively in this demanding space, STMicroelectronics decided to investigate high-level synthesis solutions. Within just a few years, the division has gone from evaluating this methodology to relying on Mentor Graphic's high-level synthesis tool, Catapult C Synthesis, to create some of its most critical designs. In fact, more that 70 million phones equipped with STMicroelectronics Imaging chips containing IP designed with Catapult C Synthesis have been already sold.
Related Resources
Learn more about Catapult C Synthesis
Related Resources
High-Level Synthesis in the TSMC Reference Flow 11The result of an ongoing collaboration between TSMC and Mentor Graphics, the TSMC RF11 HLS flow steps a hardware design engineer through the complete Catapult flow from concept to gates, including C to... TAGS: C synthesis, Catapult C Synthesis, ESL Verification, High-Level Synthesis, Low Power, OVM, System Verilog, SystemC, TLM, TSMC |
A Designer’s Perspective on ESL Methodologies for an OFDM Modem DesignThis paper presents an ESL methodology from a designer‘s perspective. The design process is explained in context of a high throughput and multi-million gate complexity Orthogonal Frequency-Division... TAGS: C synthesis, C++, Catapult C Synthesis, Control-Logic Synthesis, High-Level Synthesis, STMicroelectronics, SystemC, User Testimonial |
High-Level Synthesis Walks the Talk: Synthesizing a Complete Graphics Processing ApplicationIn this paper, we will describe how a complete graphics processing pipeline was implemented using an HLS methodology. As with most real-life applications, this design consists of a complex mix of control... TAGS: C synthesis, C++, Catapult C Synthesis, Control-Logic Synthesis, ESL Verification, High-Level Synthesis, Optimization, SystemC, SystemVerilog, Verification |
