Sign In
Forgot Password?
Sign In | | Create Account

Mentor Forum: Emulation

Mentor Forum Israel Logo

Featured Emulation Events

Veloce - The Cornerstone of SoC Verification Tuesday, March 25, 10:25 AM

Keynote Emulation is no longer a luxury - it is fundamentally an essential part of the SoC verification process. The success of Veloce and its role in increasing the wider adoption of emulation has brought this technology to the forefront of verification methodologies across a range of applications, and is used by leading electronics companies worldwide.   In this session we examine how Veloce’s innovations have created solutions and capabilities that deliver the best-in-class emulation technologies.                                          

F = Full registration required

Technical Session
  • Applying Veloce2 to Accelerate Verification of Low Power Management and Analysis
    Toggle Abstract

    TECHNICAL SESSION The world of system-on-chips (SoC) is getting smaller, faster, and more power hungry. Yet, from consumer electronics to massive server farms, power consumption must reduce. Consequently, power has become a significant concern for chip designers. This talk explores how Veloce2 complements and extends to the system level the verification task of power management architectures. From the use of the IEEE P1801 Unified Power Format (UPF) standard, to the implementation of comprehensive system-level stimulus environments, Veloce2 offers a complete solution to chip designers for addressing their power verification and analysis concerns.

  • Creating a Virtual Lab Delivers Higher Productivity in SoC Verification
    Toggle Abstract

    TECHNICAL SESSION Increasing the utilization of hardware emulation resources across multiple teams and geographies is a principal requirement for today’s top electronic companies.  A key enabler for this need is the emergence of software-based or “virtual” emulation environments, where all components associated with an SoC can be modelled in software rather than a mix of hardware and software solutions. VirtuaLAB delivers a fully virtual, block to system level accelerated verification flow for pre-silicon verification of SoCs that have multiple chip interfaces connected to peripherals and host devices. By providing virtual devices for these interfaces, VirtuaLAB delivers ease-of-use and greater productivity while delivering the same functionality as In-Circuit Emulation (ICE).

  • Delivering a Productive Emulation Platform
    Toggle Abstract

    TECHNICAL SESSION The ability to provide an always-on, productive emulation platform for the high-speed verification of complex SoC’s depends upon the fundamental architecture of the software and hardware employed in next-generation emulators. In this session we examine how Veloce’s emulation SoC architecture, software OS and applications combine to deliver the best-in-class emulation platform, capable of verifying the world’s largest designs, including those with multiple processors and embedded software and across a wide range of applications, such as multimedia, networking, wireless, embedded systems, and storage._x000D__x000D_

  • Pre-Silicon Hardware-Software Debug
    Toggle Abstract

    TECHNICAL SESSION Veloce2 emulation solutions enable RTL designs to be executed fast enough to run software on them well before silicon or development boards are available. But in the past, connections to software debug tools have been slow and unwieldy, resulting in most software developers waiting until development boards are available.  This talk will describe several ways of connecting traditional software debug environments to the Veloce2 emulator with a particular focus to Codelink which has the performance, responsiveness, and features needed to enable software developers to comfortably use Veloce2 emulation solution for early access to designs.

  • Veloce - The Cornerstone of SoC Verification
    Toggle Abstract

    KEYNOTE Emulation is no longer a luxury - it is fundamentally an essential part of the SoC verification process. The success of Veloce and its role in increasing the wider adoption of emulation has brought this technology to the forefront of verification methodologies across a range of applications, and is used by leading electronics companies worldwide.   In this session we examine how Veloce’s innovations have created solutions and capabilities that deliver the best-in-class emulation technologies.                                          

  • Verification:  Innovative Virtual Prototype Technologies for System and Application Bring up
    Toggle Abstract

    TECHNICAL SESSION Embedded Systems designs are transforming to a new world of Virtual embedded SW & HW design. Mentor’s virtual prototyping solution, is revolutionizing the embedded software and hardware design. It offers a tightly coupled hardware & software debug analysis and verification capabilities that are changing the traditional paradigm of HW & SW verification on prototyping boards.