OVM to UVM Transition
- Add Courses
- Confirm Schedule
- Enter Contact Information
There are currently no dates scheduled for this class.
Course Part Number: 248468
Contact us for details about training at your site
Course Overview
This 2 day course is for engineers who are familiar with the Open Verification Methodology (OVM) and would like to learn testbench development with the Universal Verification Methodology (UVM). Covered are the new and changed features of UVM from OVM.
Hands-on lab exercises will reinforce lecture and discussion topics under the guidance of our industry expert instructors.
You will learn how to
- Use the features in UVM that are new or changed from OVM.
Hands-On Labs
- Throughout this course, extensive hands-on lab exercises provide you with practical experience using Questa software and the UVM library.
Prerequisites
- SystemVerilog OVM training course or equivalent SystemVerilog & OVM experience.