Calibre xL: Parasitic Inductance
- Add Courses
- Confirm Schedule
- Enter Contact Information
There are currently no dates scheduled for this class. Request this class in your area!
Duration:1 Day
Pricing: 740 EUR
Course Part Number: 231917
Course Overview
At high frequencies (smaller than 50 GHz), parasitic inductance has a major impact on chip performance and can cause chip failure if inductance is not properly detected and corrected.
Self inductance is a property of a circuit whereby a change in current causes a change in voltage especially when your design contains nets with long paths. Mutual inductance is a magnitude that measures the full electromagnetic effect of one current loop over another especially when your design contains nets with long paths that are shielded.
The Calibre xL tool enables you to extract self and mutual inductance, so the effect of inductance and inductive coupling can be assessed and minimized on your IC design’s layout.
You will learn how to
- Understand the Calibre xL inductance extraction flow.
- Read SVRF requirements and syntax conventions.
- Understand Calibre xL layer information and how to create a layer file.
- Understand Calibre xL self and mutual inductance extraction.
- Write Calibre xL rules for SVRF rule files.
- Understand how to create a victim file and path.
- Understand how to select differential pairs.
- Understand TICER and skin effect calculations.
- Understand how to select victim nets and add statements to the SVRF file.
Audience
This course is designed for engineers, layout designers, rule writers or programmers who wish to write, run simulations, set-up or otherwise interpret Calibre xL results.
This course should meet the needs of an audience comprised of engineers or other specialists who have knowledge of VLSI design. It is intended for users of Calibre xRC, Assura RCX, Columbus RD, as well as, users who are new to parasitic extraction including layout designers, CAD support team, rule writers, and/or silicon wafer fabrication engineering team.
Prerequisites
This course assumes that students have:
- Working knowledge of the UNIX Common Desktop Environment.
- Basic understanding of Calibre LVS.
- Basic understanding of Calibre xRC.
- Basic knowledge of circuit simulation.
- Knowledge of VLSI design concepts.
Key Topics
- Self Inductance
- Mutual Inductance
- Skin and Proximity Effects
- Broadband Netlist Generation
- Differential Pair Extraction
- Net Filtering
- Model Order Reduction
- Net Frequency