Verilog Fundamentals for SystemVerilog

Date Begins	Date Ends	Time	Location	Register
Mar 16, 2009	Mar 16, 2009	9:00am - 5:00pm	Munich, DE	Register
Jun 15, 2009	Jun 15, 2009	9:00am - 5:00pm	Munich, DE	Register

Don't see a date or location that works for you? Click here to request this class in your area!

Dauer: 1 Tag
Preis: 650 EUR
Partnummer:  226904

Beschreibung

This 1 day class is a prerequisite for engineers who wish to take the SystemVerilog for Verification course but do not have a Verilog background.  It will provide a basic understanding of Verilog so the student can utilize SystemVerilog for design verification.

Special emphasis is placed on the event queue, blocking and non-blocking assignments and other language underpinnings that are maintained and extended in SystemVerilog.

You will learn how to

• Write and understand basic Verilog code
• Describe the basic workings of the Verilog scheduler  with event queues, blocking and non-blocking assignments

Audience

Verification engineers planning to use SystemVerilog for their Hardware Verification Language (HVL) who do not already know Verilog.

Prerequisites

• Familiarity with concepts of simulation
• Familiarity with Windows 98, NT, 2000, XP or UNIX operating systems

Key Topics

• Introduction to Verilog
• Basic modeling structure
• Lexical conventions
• Modules
• Port declarations
• Module instances
• Data types
• Procedural blocks
• Timing controls
• Blocking vs. Non-blocking Proc. assignments
• Operators
• Programming statements
• Sensitivity lists
• Continuous assignments
• User defined tasks
• User defined functions
• File I/O