I/O Designer
- Add Courses
- Confirm Schedule
- Enter Contact Information
| Date Begins | Date Ends | Time | Location | Register |
|---|---|---|---|---|
| Jul 16, 2008 | Jul 17, 2008 | 9:00am - 5:00pm | Munich | Register |
| Oct 27, 2008 | Oct 28, 2008 | 9:00am - 5:00pm | Munich | Register |
Don't see a date or location that works for you? Click here to request this class in your area!
English Version
Dauer: 2 Tage
Preis: 1.300 EUR
Partnummer: 221966
Beschreibung
Das Tool I/O Designer ermöglicht dem Anwender den FPGA Design Flow bis auf die Leiterplattenebene durchgängig zu gestalten. Das Design kann als HDL oder als PCB Projekt begonnen werden oder auch das I/O Design im I/O Designer. Das Tool garantiert die Konsistenz zwischen den FPGA und PCB Designumgebungen, erkennt automatisch Änderungen in den relevanten Dateien und erlaubt auch den Umstieg auf andere FPGA Bausteine unter Beibehaltung des festgelegten I/O Designs. I/O Designer unterstützt die Frontends DxDesigner, Design/Board Architect, Design Capture/DesignView und die Backends Expedition PCB und Board Station RE.
Der Teilnehmer erlernt die unterschiedlichen Möglichkeiten den Designflow zu gestalten. Es werden sowohl die Aspekte aus der Sicht des FPGA als auch des PCB Designers behandelt und in Übungen vertieft.
Inhalt
- Einsatz von I/O Designer in verschiedenen Designflows Einlesen bestehender Designinformationen Automatisches Erzeugen von Symbolen, Schematics und HDL/Constraintfiles Synchronisieren von FPGA und PCB Designdaten (PCB pinswap etc.) I/O Design: Pinbelegung, I/O Standards, Differentielle Signale Concurrent FPGA/PCB Design, Versionskontrolle
Teilnehmer
FPGA und PCB Entwickler und Projektleiter, welche die Integration von FPGAs auf Leiterplatten effizient durchführen möchten.
Voraussetzungen
- Englisch Kenntnisse
- Windows-Grundkenntnisse
- FPGA oder PCB Design Grundkenntnisse
Related Courses
Duration: 2 Tage
Price: 1.200 EUR
Course Part Number: 221966
Description
As the FPGA devices grew larger, it is harder to maintain consistency between the FPGA and PCB design flows. I/O Designer bridges the gap between the two design flows. This course offered by Mentor Graphics teaches you how to manage the data and monitor the changes between the two design flows while maintaining consistency. Both the lectures and hands-on labs provide students with skills necessary to use the tool efficiently in the design process.
You will learn how to
- Use I/O Designer in different design scenarios.
- Create an I/O Designer database.
- Assign signals read in from a HDL file to the FPGA device pins.
- Do automatic unraveling of signals and buses based on the PCB floorplan
- Create symbols using different fracturing schemes.
- Export the created symbols to a schematic tool.
- Update and synchronize the changes between the two design flows.
- Manage the database in a team design using version control mechanisms.
Hands-On Labs
Throughout this course, extensive hands-on lab exercises provide you with practical experience using I/O Designer software. Hands-on lab topics include:
- I/O Designer GUI and software configuration.
- Setup of FPGA/PCB projects in various design environments and design styles .
- Defining the FPGA I/O design either in I/O Designer or the FPGA flow or the PCB flow.
- Generation of the schematic sheets and symbols and the FPGA PCB mapping data.
- Update and synchronize changes between the two design flows.
- Manage the database in a team design using version control mechanisms.
Prerequisites
The students who attend this course should have a general understanding of PCB and FPGA design flows. They should also have knowledge of schematic capture and PCB layout.
Audience
- PCB Design Engineers
- FPGA Design Engineers
- System Design Engineers
Key Topics
- Introduction to I/O Designer
- User Interface
- Creating a New Database
- Assigning IO Pins
- Creating and Exporting Symbols
- Synchronization between PCB and FPGA flows
- Designing with Multiple Users
- Discussion of FPGA specific library issues
- Reuse existing symbols with I/O Designer
- Defining various power/config pin scenarios
- How to deal effectively with differential pair signals
- Redesign of a pre – I/O Designer design
- Timing constraints and SSO checking
