Sign In
Forgot Password?
Sign In | | Create Account
#EarthDay fun fact: Our energy-efficient Wilsonville data center has an annual PUE of 1.16 http://t.co/KCzIHkcQvl | 22 Apr
Create layout snapshots of specific locations with the Calibre RVE batch command #TuesdayHowTo http://t.co/RBoINBowe8 | 22 Apr
Why should you optimize power at the electronic system level? Our whitepaper has the insights http://t.co/eSA9PucR8o #SmartEnergy | 22 Apr
Make your customers happy with power-stingy IC designs. http://t.co/8lEDrlcaSh #SmartEnergy | 21 Apr
New Enterprise Verification, Simulation-Emulation @dennisbrophy (http://t.co/4WaoWdBM1q) & #SemiWiki (http://t.co/MKEtLfp8ws) offer insights | 21 Apr
See how AMD improved clock-gating efficiency & reduced typical dynamic power w/ @CalyptoDesign PowerPro http://t.co/zokHogDJKI #SmartEnergy | 20 Apr

Mentor Design Areas

Latest Updates

Imagination Technologies, a global leader in the supply of semiconductor design IP including PowerVR GPUs and MIPS CPUs, has adopted the Veloce® 2 enterprise emulation platform to complement its existing emulation and verification infrastructure. Learn More

The acquisition of BDA aligns with Mentor’s goal to deliver technologies with superior performance and automation for the growing challenges of Analog/Mixed-Signal (AMS) verification. Learn More

Calibre PERC supports waiving of PERC results that are reviewed by the designer or foundry and deemed safe in the context of specific design. The video shows how designers can use a Calibre RVE-based waiver... View Technology Overview

Mentor Blogs

Mentor Training

Upcoming Events