ICX Pro Explorer SI Analysis

  • Add Courses
  • Confirm Schedule
  • Enter Contact Information

There are currently no dates scheduled for this class. Request this class in your area!

This course may be held at alternate loactions.  Search

Note: Training will be opened only with a minimum number of attendees

Duration: 2 days
Price:  4600 ILS  (902 EUR)
Course Part Number:  226818
 

Description

The ICX Pro Explorer SI Analysis course was developed to help you understand the basics of signal integrity by performing what-if signal integrity analyses using the tool, both pre and post layout,  Detailed lab exercises help reinforce what is discussed during the lectures and provide you with extensive tool usage experience under the guidance of our industry expert instructors.

You will learn how to

  • Integrate ICX Pro Explorer into the design flow
  • Create trace model schematics
  • Set up and simulate nets
  • Make basic waveform measurements
  • Perform noise analysis on nets
  • Solve noise problems using different strategies
  • Investigate the factors affecting interconnect delays
  • Set up coupled nets for crosstalk analyses
  • Identify and solve crosstalk issues
  • Troubleshoot and create models
  • Explore solution space
  • Reuse constraints using Constraint Templates

Hands-On Labs

Throughout this course, extensive hands-on lab exercises provide you with practical experience using ICX Pro Explorer software. Hands-on lab topics include:

  • Creating different topologies and configurations of nets in Trace Model Schematics by placing symbols, wiring them, changing parameters, and assigning models.
  • Setting up and simulating nets to evaluate the results in spreadsheet and waveforms.
  • Performing a noise simulation, making waveform measurements and compare the spreadsheet results.
  • Solving noise problems using different terminating schemes and topologies.
  • Making delay measurements on waveforms and correlating them with the spreadsheet results.
  • Investigating the factors affecting delays.
  • Setting up and simulating crosstalk in order to perform waveform measurements.
  • Investigating how the tool settings affect the simulation results.
  • Solving crosstalk issues by altering affecting parameters.
  • Troubleshooting an IBIS model using the Visual IBIS Editor.
  • Creating resistor pack and external SPICE models using the Quick Model Wizard.
  • Performing solution space exploration of a real-world net topology.
  • Setting up and simulating a differential pair to produce an Eye Diagram.
  • Passing the constraints to front-end or back-end tools using Constraint Templates.

Audience

  • Interconnect Design Engineers
  • Signal Integrity Engineers
  • Digital Design Engineers
  • PCB Designers
  • Project managers for today’s high-speed designs

Key Topics

  • What is ICX Pro Explorer?
  • Recommended usage of ICX Pro Explorer in the supported design flow
  • Introduction to the common signal integrity problems and recommended practices to solve them.
  • Explore the ICX Pro Explorer user interface
  • Creating, opening and saving TMS files
  • Placing symbols, transmission lines and wires.
  • Assigning models procedure
  • Simulation settings
  • Running the simulation and evaluating the results
  • User interfaces of  the Waveform Analyzer and the Simulation Results spreadsheet
  • Transmission line model and its effects on the signal quality of a net
  • Reflections explained
  • Noise measurements illustrated: Static Overshoot, Dynamic Overshoot, Ringback, and Monotonicity.
  • Factors affecting noise
  • Creating Eye Diagrams
  • Propagation velocity, propagation delay and interconnect delay defined
  • Types of transmission lines
  • Delay measurements illustrated
  • Making delay measurements using the tool
  • What is crosstalk?
  • Factors affecting crosstalk
  • Setting up coupled transmission lines
  • Crosstalk simulation results in Waveform Analyzer and the spreadsheet
  • IBIS Electrical Model – Driver
  • IBIS Electrical Model – Receiver
  • Logic Thresholds, Ringback and overshoot values in IBIS models
  • IBIS I/O Buffer Template
  • Tri-State SPICE Driver Example
  • VHDL-AMS Differential Driver Model Example
  • Creating models using the Quick Model Wizard
  • What is Solution Space Exploration (SSE)?
  • Why use SSE?
  • Setting up for sweeps
  • Viewing sweeping results
  • What are Constraint Templates?
  • Constraint Templates in the flow
  •  Creating Constraint Templates
  • Applying an Imported Constraint Template
© Mentor Graphics Corp. All rights reserved.