ModelSim / Questa Core: HDL Simulation

Course Part Number: 202339

Contact us for details about training at your site

Course Overview

ModelSim / Questa Core: HDL Simulation teaches you to effectively use ModelSim / Questa Core to verify VHDL, Verilog, SystemVerilog, and mixed HDL designs. You will learn how ModelSim / Questa Core supports HDL behavioral simulations, and some basic concepts in the digital design flow. Hands-on lab exercises will reinforce lecture and discussion topics and provide you with extensive tool usage experience under the guidance of our industry expert instructors.

All topics covered in the course are standard features of ModelSim SE and Questa Core. ModelSim PE and ModelSim DE support for the topics covered in the course varies.

YOU WILL LEARN HOW TO

• Invoke the ModelSim / Questa Core program
• Prepare VHDL and Verilog data for use by ModelSim / Questa Core
• Create and use design Libraries
• Use ModelSim / Questa Core commands to run a simulation
• Create a simple simulation script
• Use ModelSim / Questa Core for batch simulations
• Use the ModelSim / Questa Core Graphical User Interface
• Create a ModelSim / Questa Core project
• Simulate VHDL or Verilog designs
• Simulate mixed VHDL/Verilog designs

HANDS-ON LABS

Throughout this course, extensive hands-on lab exercises provide you with practical experience in using ModelSim / Questa Core. Hands-on lab topics include:

• ModelSim / Questa Core Graphic User Interface
• Invoke and use basic simulation commands
• Create a basic simulation script
• Create data libraries and simulate VHDL and Verilog designs
• Detect Verilog hazards
• Create a VHDL project
• Detect and fix an error in a VHDL design
• Create and simulate a mixed VHDL/Verilog design

PREREQUISITES

• Some VHDL or Verilog knowledge
• Some familiarity with digital design concepts

KEY TOPICS

• ModelSim /Questa Core User Inferface windows
• Shell commands
• Steps to invoke a design using ModelSim / Questa Core commands
• Steps to invoke a design using the Graphic User Interface
• The advantages of using projects
• Libraries in the ModelSim / Questa Core environment
• Create and simulate mixed VHDL/Verilog HDL designs
• Design hierarchy / building and simulating Designs
• Verilog hazards

Related Courses

• Eldo Simulation
• HDL Designer Series
• ModelSim / Questa Core: Advanced Topics