Analyzing DDR2/3/4 Memory Interfaces: Guarantee Your Margins Before You Build and Ship Boards
On-demand Web Seminar
DDRx memory interfaces are ubiquitous in today’s designs, yet validating them is surprisingly complex, requiring thousands of simulations and waveform measurements. In fact, the latest data rates are well into the bandwidth range usually associated only with SERDES channels; many designers consider high-end DDRx design to be more difficult than low-end SERDES signaling. Are routing complexities forcing you to deviate from recommended vendor guidelines? Would you like to know what your real DDRx design margins are, and have a chance to improve them before you release your next board? This session will explain the use of HyperLynx’s DDRx Wizard, and preview its upcoming support for the new DDR4 standard.
What You Will Learn
- Advances in DDRx interfaces, and their impact on design
- Designing and validating DDRx interfaces
- Defining constraints for the PCB design process
About the Presenter
Nitin is a an electrical engineer with high-speed board design experience at Hewlett Packard and Cisco since 2000. He has an undergrad from Bangalore University, a Masters in Electrical Engineering from Purdue University and also an MBA from the Indian Institute of Management at Bangalore. He has been with Mentor Graphics for a year and supports the DDR Wizard in HyperLynx.
Who Should Attend
- Signal integrity specialists
- Design engineers
- Engineering managers
- Project managers
What do I need to watch and hear this web seminar?
Mentor Graphics’ web seminars are delivered using Adobe Connect. You will be able to login to the seminar room 15 minutes prior to the start time on the day of the presentation. You can hear the audio using your computer’s speakers via VoIP (Voice over IP) and background music will play prior to the beginning of the presentation.
Detailed system requirements
- Windows XP, Windows Vista, Windows 7, Windows 8
- Microsoft Internet Explorer 7, 8, 9, 10; Mozilla Firefox; Google Chrome
- Adobe® Flash® Player 10.3 or later
- 1.4GHz Intel® Pentium® 4 or faster processor and 512MB of RAM
Mac OS X, 10.5, 10.6, 10.7.4, 10.8
- Mozilla Firefox; Apple Safari; Google Chrome
- Adobe Flash Player 10.3
- 1.83GHz Intel Core™ Duo or faster processor and 512MB of RAM
- Ubuntu 10.04, 11.04; Red Hat Enterprise Linux 6; OpenSuSE 11.3
- Mozilla Firefox
- Adobe Flash Player 10.3
- Apple supported devices: iPad, iPad2, iPad3; iPhone 4 and 4 S, iPod touch (3rd generation minimum recommended)
- Apple supported OS versions summary: iOS 4.3.x, 5.x, or 6.x (5.x or higher recommended)
- Android supported devices: Samsung Galaxy Tab 2 (10.1), Samsung Galaxy Tab (10.1), ASUS Transformer, Samsung Galaxy Tab (7”) , Motorola Xoom, Motorola Xoom 2, Nexus 7
- Android supported OS versions summary: 2.2 and higher
- Android AIR Runtime required: 3.2 or higher
- Bandwidth: 512Kbps for participants, meeting attendees, and end users of Adobe Connect applications. Connection: DSL/cable (wired connection recommended) for Adobe Connect presenters, administrators, trainers, and event and meeting hosts.
Modeling Signal Discontinuities in SERDES Channels: Minding the Details without Breaking a Sweat
This webinar will go through the basic steps of creating 3D models for common PCB structures, and then using these models to analyze a high speed serial channel.
The Need for Speed and Accuracy: Techniques and Tools for Modern Signal-Integrity Analysis
This session will discuss the advanced techniques required for modern SI analysis, ranging from high-throughput batch simulation of memory interfaces to IBIS-AMI modeling of SERDES channels to 3D-electromagnetic...
Designing SERDES Links with Confidence: Modeling, Simulation, and Measurement of a 12.5-Gbps Channel
Design of multi-gigabit SERDES links presents significant modeling, simulation, and measurement challenges. Learn more in this webinar...