Sign In
Forgot Password?
Sign In | | Create Account

Analyzing DDR2/3/4 Memory Interfaces: Guarantee Your Margins Before You Build and Ship Boards



DDRx memory interfaces are ubiquitous in today’s designs, yet validating them is surprisingly complex, requiring thousands of simulations and waveform measurements. In fact, the latest data rates are well into the bandwidth range usually associated only with SERDES channels; many designers consider high-end DDRx design to be more difficult than low-end SERDES signaling. Are routing complexities forcing you to deviate from recommended vendor guidelines? Would you like to know what your real DDRx design margins are, and have a chance to improve them before you release your next board? This session will explain the use of HyperLynx’s DDRx Wizard, and preview its upcoming support for the new DDR4 standard.

What You Will Learn

  • Advances in DDRx interfaces, and their impact on design
  • Designing and validating DDRx interfaces
  • Defining constraints for the PCB design process

About the Presenter

Nitin Bhagwath

Nitin is a an electrical engineer with high-speed board design experience at Hewlett Packard and Cisco since 2000. He has an undergrad from Bangalore University, a Masters in Electrical Engineering from Purdue University and also an MBA from the Indian Institute of Management at Bangalore. He has been with Mentor Graphics for a year and supports the DDR Wizard in HyperLynx.

Who Should View

  • Signal integrity specialists
  • Design engineers
  • Engineering managers
  • Project managers

Related Resources


Modeling Signal Discontinuities in SERDES Channels: Minding the Details without Breaking a Sweat

This webinar will go through the basic steps of creating 3D models for common PCB structures, and then using these models to analyze a high speed serial channel.…View On-demand Web Seminar

The Need for Speed and Accuracy: Techniques and Tools for Modern Signal-Integrity Analysis

This session will discuss the advanced techniques required for modern SI analysis, ranging from high-throughput batch simulation of memory interfaces to IBIS-AMI modeling of SERDES channels to 3D-electromagnetic...…View On-demand Web Seminar

Designing SERDES Links with Confidence: Modeling, Simulation, and Measurement of a 12.5-Gbps Channel

Design of multi-gigabit SERDES links presents significant modeling, simulation, and measurement challenges. Learn more in this webinar...…View On-demand Web Seminar

Other Related Resources

High-Speed PCB Layout: Physical Design Issues of High-Speed Interfaces

White Paper: Moore’s law, applied to data rates, has pushed PCB circuits so fast that the layout becomes part of the circuit. In designs such as DDR3 and PCIe, the fastest memory and high-speed serial performance...…View White Paper

Advanced PCB Techniques: How To Use the Latest Technologies

White Paper: Every electronic product design has many challenges associated with the project. Often, the real challenge comes as an afterthought, perhaps the last line of the requirements document: “… and...…View White Paper

Understanding Via Effects

White Paper: As the demand for fast computation and information transmission has increased dramatically in recent years, many designs have boards with signals operating in the multiple-Gbps range. Advanced memory designs...…View White Paper

Online Chat