Sign In
Forgot Password?
Sign In | | Create Account

Analyzing DDR2/3/4 Memory Interfaces: Guarantee Your Margins Before You Build and Ship Boards



DDRx memory interfaces are ubiquitous in today’s designs, yet validating them is surprisingly complex, requiring thousands of simulations and waveform measurements. In fact, the latest data rates are well into the bandwidth range usually associated only with SERDES channels; many designers consider high-end DDRx design to be more difficult than low-end SERDES signaling. Are routing complexities forcing you to deviate from recommended vendor guidelines? Would you like to know what your real DDRx design margins are, and have a chance to improve them before you release your next board? This session will explain the use of HyperLynx’s DDRx Wizard, and preview its upcoming support for the new DDR4 standard.

What You Will Learn

  • Advances in DDRx interfaces, and their impact on design
  • Designing and validating DDRx interfaces
  • Defining constraints for the PCB design process

About the Presenter

Nitin Bhagwath

Nitin is a an electrical engineer with high-speed board design experience at Hewlett Packard and Cisco since 2000. He has an undergrad from Bangalore University, a Masters in Electrical Engineering from Purdue University and also an MBA from the Indian Institute of Management at Bangalore. He has been with Mentor Graphics for a year and supports the DDR Wizard in HyperLynx.

Who Should View

  • Signal integrity specialists
  • Design engineers
  • Engineering managers
  • Project managers

Related Resources


Other Related Resources

Online Chat