Constraint-Driven PCB Layout Eliminates Design Iterations
On-demand Web Seminar
If you leave layout checking until too late, you can expect to spend a lot of time iterating with the engineer, manufacturing, and, even worse, yourself! With the number and complexity of electrical and manufacturing constraints exploding, time spent loading constraints upfront will eliminate iterations.
Best case, constraints should be followed in real-time so that they are never violated. At the very least, any layout tool worth its salt should allow you to verify constraints at any instant in the design cycle. Guess what? Many layout tools lack salt!
This session will cover the best-in-class, constraint-driven methodology illustrated by the capabilities of Xpedition Enterprise.
What You Will Learn
- Typical constraints in today’s average designs
- Design methodology based on dynamic constraint checking vs. back-end validation iterations
- Time and quality benefits of constraint-driven design
About the Presenters
Jamie Metcalfe has more than 25 years experience in the EDA industry with lengthy spells at Cadence Design Systems and an earlier stint at Mentor Graphics. More recently, Jamie worked in sales and marketing for Optimal Corporation – a startup in the area of electromagnetic modeling. Since 2008, Jamie has worked in Market Development for the Systems Design Division at Mentor Graphics with a focus on Xpedition Enterprise. Born in the UK, his background is in mathematics and software engineering.
Gerald Suiter graduated from the University of Central Florida with a Bachelors of Science in Engineering specializing in Computer Engineering and has more than 20 years’ experience in the EDA industry developing physical realization solutions with Intergraph, Veribest and now Mentor Graphics. He is currently the Product Marketing Director for Xpedition Enterprise, focused on managing software development solutions.
Who Should View
- PCB design managers looking reduce design cycles
- PCB designers seeking to understand constraint types and improve their productivity
Are Complex PCB Layout Topologies Slowing You Down?
Today's advances in PCB technology make it more crucial than ever to define your constraints for complex PCB topologies. Register for our webinar to learn how!…
The Engineer's Desktop, Room for Improvement?
With electronic product design increasing functionality whilst decreasing form factors, electronic engineers experience pressure to reduce development time, increase productivity, optimize costs without...…
Other Related Resources
Utilitek Systems, Inc.
Success Story: Utilitek exploited the concurrent design capabilities of Mentor Graphics Xpedition Enterprise tools to design two complex boards in a shortened timeframe.…
Designing PCBs with High-Speed Constraints: Developing Constraints
White Paper: Today's high-speed busses, such as PCI-Express, DDR2, and Serial ATA, running at frequencies from several hundred megahertz to beyond a gigahertz, make for tight timing margins. Today's fine-geometry...…
ODB++ The Most Effective Communications Format For Transferring PCB Design Data To Manufacturing
White Paper: This white paper explains the essential pieces of how PCBs can be manufactured faster with lower supply chain risk, and reduced operational costs . ODB++ can take a lot of cost, time-delay, and quality...…