Designing SERDES Links with Confidence: Modeling, Simulation, and Measurement of a 12.5-Gbps Channel
On-demand Web Seminar
Have you ever wondered how closely analysis results can match reality at data rates above 10 Gbps?
To find out for sure, Mentor Graphics recently partnered with Eric Bogatin and other industry specialists and — for a real system running at 12.5 Gbps — carefully compared lab measurements to the results of HyperLynx simulations.
If you’re going to make high-stakes design decisions based on analysis, you need to have confidence in your simulation flow. We’ll show the results of our technical investigation, and discuss the major challenges and solutions in successful analysis-based SERDES-channel design.
What You Will Learn
- How to efficiently characterize the electrical performance of multi-Gbps channels in the frequency and time domains
- How to apply solution space analysis to make cost/performance trade-offs
- How to quantify the channel performance penalties incurred by introducing small asymmetries in its layout
- How you can get your multi-Gbps serial design right the first time
About the Presenter
Chuck Ferry is a product marketing manager for high-speed tools at Mentor Graphics. Focused on product definition for innovative industry-leading signal and power integrity solutions, Chuck has spent the last 12 years tackling a broad range of high-speed digital design challenges, spanning from system-level mother-board design to multi-gigabit channel analysis to developing and incorporating detailed characterizations of the IC, packages, connectors, and multiple boards.
Who Should View
- Signal integrity specialists
- Design engineers
- Engineering managers
- Project managers
DDR4 and LPDDR4 - Board Design Verification and Challenges
In this on-demand presentation we dive into the differences between DDR4/LPDDR4 from their previous generation counterparts. Join us as we demonstrate the new features of HyperLynx 9.2.…
HyperLynx: Making Analysis More Accessible
This webinar discusses how to make analysis more accessible to everyone in your organization with HyperLynx and the VX release of Xpedition Enterprise.…
Other Related Resources
How to Use HyperLynx DRC to Identify SERDES Design Issues
White Paper: Many designs use SERDES interfaces to move data. Here, we’ll look at common layout requirements related to SERDES designs, and how HyperLynx DRC can help identify issues on PCB boards that violate...…
Computation of Time Domain Impedance Profile from S-Parameters: Challenges and Methods
White Paper: When computing time-domain impedance profile from measured S-parameters, we often face some problems caused by low quality of sampled S-parameters, such as insufficient resolution, band limiting, noise...…