Sign In
Forgot Password?
Sign In | | Create Account

Designing SERDES Links with Confidence: Modeling, Simulation, and Measurement of a 12.5-Gbps Channel



Have you ever wondered how closely analysis results can match reality at data rates above 10 Gbps?

To find out for sure, Mentor Graphics recently partnered with Eric Bogatin and other industry specialists and — for a real system running at 12.5 Gbps — carefully compared lab measurements to the results of HyperLynx simulations.

If you’re going to make high-stakes design decisions based on analysis, you need to have confidence in your simulation flow. We’ll show the results of our technical investigation, and discuss the major challenges and solutions in successful analysis-based SERDES-channel design.

What You Will Learn

  • How to efficiently characterize the electrical performance of multi-Gbps channels in the frequency and time domains
  • How to apply solution space analysis to make cost/performance trade-offs
  • How to quantify the channel performance penalties incurred by introducing small asymmetries in its layout
  • How you can get your multi-Gbps serial design right the first time

About the Presenter

Presenter Image Chuck Ferry

Chuck Ferry is a product marketing manager for high-speed tools at Mentor Graphics. Focused on product definition for innovative industry-leading signal and power integrity solutions, Chuck has spent the last 12 years tackling a broad range of high-speed digital design challenges, spanning from system-level mother-board design to multi-gigabit channel analysis to developing and incorporating detailed characterizations of the IC, packages, connectors, and multiple boards.

Who Should View

  • Signal integrity specialists
  • Design engineers
  • Engineering managers
  • Project managers

Related Resources


Modeling Signal Discontinuities in SERDES Channels: Minding the Details without Breaking a Sweat

This webinar will go through the basic steps of creating 3D models for common PCB structures, and then using these models to analyze a high speed serial channel.…View On-demand Web Seminar

The Need for Speed and Accuracy: Techniques and Tools for Modern Signal-Integrity Analysis

This session will discuss the advanced techniques required for modern SI analysis, ranging from high-throughput batch simulation of memory interfaces to IBIS-AMI modeling of SERDES channels to 3D-electromagnetic...…View On-demand Web Seminar

Analyzing DDR2/3/4 Memory Interfaces: Guarantee Your Margins Before You Build and Ship Boards

This session will explain the use of HyperLynx’s DDRx Wizard, and preview its upcoming support for the new DDR4 standard.…View On-demand Web Seminar

Other Related Resources

High-Speed PCB Layout: Physical Design Issues of High-Speed Interfaces

White Paper: Moore’s law, applied to data rates, has pushed PCB circuits so fast that the layout becomes part of the circuit. In designs such as DDR3 and PCIe, the fastest memory and high-speed serial performance...…View White Paper

Advanced PCB Techniques: How To Use the Latest Technologies

White Paper: Every electronic product design has many challenges associated with the project. Often, the real challenge comes as an afterthought, perhaps the last line of the requirements document: “… and...…View White Paper

Understanding Via Effects

White Paper: As the demand for fast computation and information transmission has increased dramatically in recent years, many designs have boards with signals operating in the multiple-Gbps range. Advanced memory designs...…View White Paper

Online Chat