How to Efficiently use HyperLynx DRC in Your Design Flow
On-demand Web Seminar
HyperLynx DRC is a powerful tool and with it, most of the verification process can be automated. However, in order to get the benefits of the tool, there are a couple of important tips you should know about.
This seminar discusses ways to use HyperLynx DRC more efficiently including minimizing the design iteration loop and performing accurate checks.
What You Will Learn
- How to use HyperLynx DRC efficiently in the design process
- How to create rule groups on HyperLynx DRC
About the Presenter
Minoru IshikawaMinoru Ishikawa joined Mentor Graphics eight years ago. Minoru is now a market development manager for HyperLynx DRC. He worked for Sony for sixteen years and he had been leading SI and EMC simulation at Sony since 1990. He has a Master degree in Electronics Engineering from Tohoku University in Japan.
Who Should View
- PCB engineers
- PCB designers
- Engineering managers
Concurrent Design Verification with HyperLynx DRC
This special PCB simulation on-demand video includes specific demos on:…
Introduction of Electrical Signoff Process with HyperLynx
This webinar discusses how to create a correct-by-design process, efficient simulation flow, and Electrical Signoff (ESO) process using Mentor Graphics’ HyperLynx...…
Other Related Resources
Using HyperLynx DRC to Find EMI Issues
White Paper: This paper discusses some typical causes of EMI problems in PCB designs and how they can be avoided with the use of HyperLynx DRC.…
How to Efficiently Use HyperLynx DRC in Your Design Flow
White Paper: This white paper discusses how to verify printed circuit board (PCB) designs in the design phase using HyperLynx DRC.…