Introduction of Electrical Signoff Process with HyperLynx
On-demand Web Seminar
Signal integrity, power integrity, and EMI are big challenges for design teams. Even if signal and power integrity simulations are widely used, preparing the simulations (i.e. deciding which nets to simulate and gathering all the device models) requires a lot of effort. It can take hours to acquire results from EMI simulations, and it doesn’t tell you about the root cause.
This webinar discusses how to create a correct-by-design process, efficient simulation flow, and Electrical Signoff (ESO) process using Mentor Graphics’ HyperLynx tool suite.
What You Will Learn
- How to manage system-level analysis more effectively
- How to create correct-by-design process and Electrical Signoff process
About the Presenter
Minoru IshikawaMinoru Ishikawa joined Mentor Graphics eight years ago. Minoru is now a market development manager for HyperLynx DRC. He worked for Sony for sixteen years and he had been leading SI and EMC simulation at Sony since 1990. He has a Master degree in Electronics Engineering from Tohoku University in Japan.
Who Should View
- PCB engineers
- PCB designers
- Engineering managers
HyperLynx DRC: Identifying PI Issues
Learn how HyperLynx DRC can help identify power integrity issues in your layout design. This video will discuss power distribution network challenges such as effective decoupling capacitor placement, as...…
HyperLynx DRC: Identifying EMI Issues
Learn how HyperLynx DRC can identify EMI issues in your layout design. This video will discuss design flaws like interrupted return paths, as well as typical processes to find the flaws that involve time-consuming,...…
Other Related Resources
Tips for Using HyperLynx DDR Wizard for QDR4 Systems
White Paper: This white paper details the use of the DDRx Wizard for analyzing designs that implement the QDR 4 protocol.…
Using HyperLynx DRC with External Automation
White Paper: External automation is usually used, without the HyperLynx DRC GUI, to automate a layout review process by checking a particular layout design against pre-defined DRC rule set, then generating reports for...…