Microwave & RF Planar Filter Design Using FASTEM
On-demand Web Seminar
This Webinar about Microwave and RF Filter Design will introduce the use of IE3D FASTEM for "Real-time" EM modeling and layout synthesis of typical planar RF/MMIC filter structures.
Today's RF/MMIC designer requires "circuit-level" EM simulation and modeling to support the accuracy and throughput demands needed to meet aggressive project schedule deadlines. The days of using simple, flat, planar 3D EM simulation solutions for high performance design are over. Now, thorough design space exploration is required to ensure the best layout geometry is chosen to achieve target design objectives. FASTEM is a unique IE3D feature that enables the designer to fully characterize a given EM structure architecture, eliminating recursive layout-simulate iterations, to converge on a layout that meets design goals.
What You Will Learn
- EM theory behind the design of a Marchand Balun
- Marchand Balun's application to filter design and detailed EM modeling considerations using HyperLynx 3D EM
About the Presenter
Mark Gorbett’s work experience includes four years at Rockwell Collins, five years at Northrop Grumman, and 4 years at Stanford Telecom\ITT. He also worked 4 yrs at start-up XtremeSpectrum working in the area of Ultra Wide Band systems. While at XtremSpectrum he evaluated many Electromagnetic Simulators and recommended IE3D to his management team. His work experience also includes work at Engenium Technologies Corp in the area of RF tags that communicated directly to GPS satellites and at PCTEL in the area of scanning receivers that provide RF measurements in the optimization of wireless technology networks. In 2008 he started his own company Microwave Assurance LLC, an engineering consulting firm specializing in the area of RF/Microwave, Analog and EM design.
Mark has received a Bachelor of Engineering degree in electrical engineering from Purdue University, a Master of Science in engineering degree and a post Masters Certificate in microwave engineering from Johns Hopkins University. He has also received a Master in Computer Science degree in 2008 from Johns Hopkins University.
Who Should View
- Senior and junior level tag designers and engineers
- RF/MMIC designers
Modeling Signal Discontinuities in SERDES Channels: Minding the Details without Breaking a Sweat
This webinar will go through the basic steps of creating 3D models for common PCB structures, and then using these models to analyze a high speed serial channel.…
IC Package Design Optimization and Analysis for USB 3.0
This webinar will discuss IC Package design for USB 3.0 and will introduce important IC Package design considerations and effective USB PCB design techniques. Topics include: How to Design for PCIe Gen...…
Other Related Resources
HyperLynx 3D Analysis
Training Course: HyperLynx 3D Analysis course will help you gain the ability to accurately model and simulate discontinuities such as vias in PCBs in HyperLynx 3D EM environment.…
High-Speed PCB Layout: Physical Design Issues of High-Speed Interfaces
White Paper: Moore’s law, applied to data rates, has pushed PCB circuits so fast that the layout becomes part of the circuit. In designs such as DDR3 and PCIe, the fastest memory and high-speed serial performance...…