Multi-Gbps Serial Channel (SERDES) Design Solutions
On-demand Web Seminar
Session One: Advanced Multi-GHz Analysis Features.
This session will introduce you to the unique combination of intuitive user interface and advanced multi-Gbps SERDES analysis offered by Mentor Graphics. This combination will enable every member of your design team to contribute to the success of your project by: maximizing performance, minimizing manufacturing costs, speeding time to market and exceeding reliability standards.
The presentation will also showcase the depth of Mentor Graphics technology including accurate electro-magnetic extraction, accelerated statistical and linear channel analysis and the unprecedented flexibility and efficiency of simultaneous non-linear circuit and behavioral system level simulation.
What You Will Learn
- Why understanding how physical design rules affect electrical performance is essential to meet your goals.
- How you can get your multi-Gbps serial design right the first time.
- How standardizing on one powerful tool can maximize the productivity of your team
About the Presenter
Ian has over 20 years of experience in leading the development and marketing of advanced electronic design automation tools. An early evangelist of specialized EDA tools for signal integrity analysis, Ian has the unique distinction of having experienced all facets of signal integrity tool design, development, marketing and support. He was the architect of three generations of signal integrity tool suites marketed by Intergraph Electronics, VeriBest Inc., and Mentor Graphics Inc.
Ian has been an active contributor to the IEEE and industry working groups including IBIS and CFI. He has presented many papers on signal integrity and other EDA related subjects. He is currently a signal integrity marketing consultant working with Mentor Graphics Inc.
Ian Dodd graduated with a BSc (with honours) in Physics from Loughborough University, England and a MSc, in Technological Economics, Stirling University, Scotland.
Who Should View
- Signal Integrity Specialists
- Electrical Engineers
- Engineering Managers
- Layout Designers
This session will discuss the advanced techniques required for modern SI analysis, ranging from high-throughput batch simulation of memory interfaces to IBIS-AMI modeling of SERDES channels to 3D-electromagnetic...…View On-demand Web Seminar
This session will explain the use of HyperLynx’s DDRx Wizard, and preview its upcoming support for the new DDR4 standard.…View On-demand Web Seminar
Designing SERDES Links with Confidence: Modeling, Simulation, and Measurement of a 12.5-Gbps Channel
Design of multi-gigabit SERDES links presents significant modeling, simulation, and measurement challenges. Learn more in this webinar...…View On-demand Web Seminar
Other Related Resources
White Paper: Moore’s law, applied to data rates, has pushed PCB circuits so fast that the layout becomes part of the circuit. In designs such as DDR3 and PCIe, the fastest memory and high-speed serial performance...…View White Paper
White Paper: Every electronic product design has many challenges associated with the project. Often, the real challenge comes as an afterthought, perhaps the last line of the requirements document: “… and...…View White Paper