Manage PCB Trace Lengths for Optimal System Timing
On-demand Web Seminar
Managing and constraining trace lengths on your PCB is vital to ensure that system timing is met. Determining those lengths requires an understanding of flight time, electrical length versus physical length, and loading on the net.
This webinar will discuss how to determine what those lengths need to be for PCB routing, and how to determine allowable trade-offs to meet system timing goals using signal integrity simulation. We'll also discuss the need to determine length matching based on electrical design goals through simulation, to allow more flexibility to meet layout constraints during PCB routing.
What You Will Learn
- How to determine the best trace lengths for PCB routing
- How to determine allowable trade-offs to meet system timing goals
About the Presenter
Patrick Carrier worked as a Signal Integrity Engineer at Dell for 5 years before joining Mentor in September 2005. Patrick is now a technical marketing engineer specializing in analysis products, including signal and power integrity, EMC, and thermal design.
Who Should View
- Board designers
- Electrical engineers
HyperLynx: Making Analysis More Accessible
This webinar discusses how to make analysis more accessible to everyone in your organization with HyperLynx and the VX release of Xpedition Enterprise.…
Modeling Signal Discontinuities in SERDES Channels: Minding the Details without Breaking a Sweat
This webinar will go through the basic steps of creating 3D models for common PCB structures, and then using these models to analyze a high speed serial channel.…
The Need for Speed and Accuracy: Techniques and Tools for Modern Signal-Integrity Analysis
This session will discuss the advanced techniques required for modern SI analysis, ranging from high-throughput batch simulation of memory interfaces to IBIS-AMI modeling of SERDES channels to 3D-electromagnetic...…
Other Related Resources
Computation of Time Domain Impedance Profile from S-Parameters: Challenges and Methods
White Paper: When computing time-domain impedance profile from measured S-parameters, we often face some problems caused by low quality of sampled S-parameters, such as insufficient resolution, band limiting, noise...…
The Jitter-Noise Duality and Anatomy of an Eye Diagram
White Paper: Within this paper we discuss the proper way of finding BER, as a function of the sample time and voltage, explain the effect of jitter introduced at the driver and receiver on the eye diagram and compare...…