SERDES Design Solutions: Case Studies
On-demand Web Seminar
Session Two: 6.25 Gbps Channel Analysis Case Studies
This session will walk you through two high speed serial channel case studies that will demonstrate how analysis in HyperLynx provides the essential knowledge of how a channel's physical characteristics affect its electrical performance. This knowledge empowers the designer to make appropriate design trade-offs. Appropriate trade-offs provide the opportunity to shorten the design cycle, reduce manufacturing cost while still providing conservative safety margins.
The first case study demonstrates how to quantify the performance degradation caused by replacing blind and buried or back-drilled vias with through-hole vias. Following these steps, the design engineer can make an informed decision whether they can omit the expense of back-drilling for their channel design.
The second case study demonstrates how to quantify the effect of length miss-matches in the individual traces that make up the differential high speed serial channel. Following these steps, the design engineer can work with the layout engineer to decide if small deviations from trace length matching constraints are acceptable for their design.
What You Will Learn
- How to efficiently characterize the electrical performance of multi-Gbps channels in the frequency and time domains
- How to apply solution space analysis to make cost/performance trade-offs
- How to quantify the channel performance penalties incurred by introducing small asymmetries in its layout
About the Presenter
Ian has over 20 years of experience in leading the development and marketing of advanced electronic design automation tools. An early evangelist of specialized EDA tools for signal integrity analysis, Ian has the unique distinction of having experienced all facets of signal integrity tool design, development, marketing and support. He was the architect of three generations of signal integrity tool suites marketed by Intergraph Electronics, VeriBest Inc., and Mentor Graphics Inc.
Ian has been an active contributor to the IEEE and industry working groups including IBIS and CFI. He has presented many papers on signal integrity and other EDA related subjects. He is currently a signal integrity marketing consultant working with Mentor Graphics Inc.
Ian Dodd graduated with a BSc (with honours) in Physics from Loughborough University, England and a MSc, in Technological Economics, Stirling University, Scotland.
Who Should View
- Electrical Engineers
- Engineering Managers
- Layout Designers
This session will discuss the advanced techniques required for modern SI analysis, ranging from high-throughput batch simulation of memory interfaces to IBIS-AMI modeling of SERDES channels to 3D-electromagnetic...…View On-demand Web Seminar
This session will explain the use of HyperLynx’s DDRx Wizard, and preview its upcoming support for the new DDR4 standard.…View On-demand Web Seminar
Designing SERDES Links with Confidence: Modeling, Simulation, and Measurement of a 12.5-Gbps Channel
Design of multi-gigabit SERDES links presents significant modeling, simulation, and measurement challenges. Learn more in this webinar...…View On-demand Web Seminar
Other Related Resources
White Paper: Moore’s law, applied to data rates, has pushed PCB circuits so fast that the layout becomes part of the circuit. In designs such as DDR3 and PCIe, the fastest memory and high-speed serial performance...…View White Paper
White Paper: Every electronic product design has many challenges associated with the project. Often, the real challenge comes as an afterthought, perhaps the last line of the requirements document: “… and...…View White Paper