Start Smarter with Powerful Layout and Routing in PADS
On-demand Web Seminar
Attend this webinar to learn how PADS can decrease your design time and improve manufacturability of your PCB through powerful layout and routing. We will examine how to reduce layers, vias, and trace lengths through good placement, and how to significantly decrease the time you spend routing your board.
Today’s printed circuit boards are dense and complex. Attend this webinar to learn how PADS can decrease your design time and improve manufacturability of your PCB through powerful layout and routing. We will examine how to reduce layers, vias, and trace lengths through good placement, and how to significantly decrease the time you spend routing your board.
What You Will Learn
- How to decrease cost and design time
- The importance of good placement
- How to improve manufacturability
About the Presenters
Jim is the product marketing manager for the PADS products. He has worked with electrical design tools for more than 20 years, with roles including PCB design, customer support, and application engineering. Jim has a BS of Marketing degree from Alfred University, in Alfred, NY, and continued education in electrical engineering and design.
Tom has been involved in software quality for the last 23 years and was the test manager for PADS software for 20 years. He is a senior member of IEEE, a certified scrum product owner and scrum master. Currently a Process Quality Assurance manager, Tom also trains teams on agile software development. He has a EE bachelors degree and an MBA focused on high-tech management. In his spare time, Tom enjoys playing guitar and piano.
Who Should View
- PCB designers
- CAD managers
- Electrical engineers
Learn how PADS analysis tools can identify critical areas of your circuitry through design simulation. We will examine how to analyze and quickly achieve signal and power integrity, and highlight key reasons...…View On-demand Web Seminar
Attend this webinar to learn how to easily manage your design rules and constraints. We will examine how to create constraints for nets, net classes, and clearance sets, how to establish rule hierarchy,...…View On-demand Web Seminar
Attend this webinar to learn how PADS can reduce PCB design time through physical design reuse (PDR). We will examine the various uses for PDR, show the positive effects of using your proven circuitry to...…View On-demand Web Seminar
Other Related Resources
White Paper: Layout constraints are an essential part of a PCB design. As the technology in modern electronic devices has become more complex (e.g. increasing speed, decreasing rise time and supply voltage values),...…View White Paper
White Paper: Some of the most time-consuming tasks in PCB design are placing parts on the board and routing traces.…View White Paper
White Paper: Development time for your next PCB design project is always less than that of your last project. To stay competitive, companies constantly examine their design processes to find ways of decreasing product...…View White Paper