

A P P N O T E S SM

MAJIC Support for Hardware Emulation Systems

Revision: 2.1

Last Modified: October 25, 2006

©Copyright Mentor Graphics Corporation 2006. All rights reserved.

This document contains information that is proprietary to Mentor Graphics Corporation. The original recipient of this document may duplicate this document in whole or in part for internal business purposes only, provided that this entire notice appears in all copies. In duplicating any part of this document, the recipient agrees to make every reasonable effort to prevent the unauthorized use and distribution of the proprietary information.

Trademarks that appear in Mentor Graphics product publications that are not owned by Mentor Graphics are trademarks of their respective owners.

Introduction

Many ASIC design teams use a hardware emulation system for functional validation prior to committing their design to silicon. Increasing the test coverage in the emulation environment reduces the risk that a serious design defect will go unnoticed until too late. So, for System-on-Chip (SoC) designs that incorporate a CPU, it is desirable to validate the JTAG interface and its connection to the processor's debug support unit. It is also desirable to stimulate the hardware design using actual device driver software, which may itself need to be debugged.

The best way to accomplish these goals is to connect an actual MAJIC® to the hardware emulator so that it can interact with the emulation model. This application note explains the special considerations that arise when using a MAJIC in this type of environment.

NOTE: Chapter 3 of the *MAJIC Probe User's Manual* presents complete information on the MAJIC Setup wizard, and the configuration options that are mentioned in this application note.

Getting Support

For additional assistance configuring the MAJIC probe for use with a Hardware Emulation System, please visit <http://www.mentor.com/supportnet/>.

How Slow Can You Go?

The fundamental problem in using a MAJIC probe with a hardware emulator is that the emulated processor operates much slower than the real processor eventually will. This implies that the JTAG interface must also work much slower than normal, because there is usually some restriction on the ratio of the JTAG clock to the system clock. Please check with your processor vendor to confirm their specific requirements, but, in general, it is best to make sure the JTAG clock is slower than the system clock.

Hardware emulation systems typically operate at much less than 1MHz, so the MAJIC probe must be configured to ensure that the JTAG clock will be slow enough for your emulation environment. The JTAG engine built into MAJIC is optimized for high speed operation, so the way to achieve very slow JTAG clock rates is to disable the JTAG engine and select the built-in software driver instead. This may be accomplished by setting the **Ice_Jtag_Clock_Freq** option to zero, by creating your own start-up file using the MAJIC Setup wizard.

But even the software driver normally operates too fast for some hardware emulation systems. The software JTAG driver manually operates the JTAG signals when called upon to perform a JTAG scan operation, so the effective clock rate of the JTAG interface varies depending on what the MAJIC probe is trying to do. A peak rate may exceed 250kHz. To ensure that peak rate does not exceed the maximum frequency supported by your hardware emulation system, the **Ice_Jtag_Clock_Delay** option can be set to specify the minimum pulse width of the JTAG clock, in microseconds. The setting applies to both the high phase and low phase of the clock, so a setting of 5 guarantees a maximum peak frequency of $1/(5+5)\mu\text{s} = 100\text{kHz}$.

NOTE: The **Ice_Jtag_Clock_Delay** option is only in effect if **Ice_Jtag_Clock_Freq** is set to 0.

The MAJIC Setup wizard does not directly support the **Ice_Jtag_Clock_Delay** option because most users never need to worry about it. However, it can create a template for a custom board initialization file to which you can add the following commands. The template provides a section for user-supplied, one-time initialization commands, which is where these should be placed.

```
eo Ice_Jtag_Clock_Freq = 0 // Select software JTAG driver
eo Ice_Jtag_Clock_Delay = ___ // Fill in the blank with your setting in us
eo Ice_Power_Sense = _____ // VREF, RST, or TRST, depending on your H/W
```

NOTE: It is important to set all the JTAG options before the MAJIC probe attempts to initialize the JTAG interface, so you should select **OFF** for **Ice_Power_Sense** in the MAJIC Setup wizard, and, then set **Ice_Power_Sense** as appropriate for your design in the board initialization file.

Software Time-Outs


Using a very slow JTAG clock means that JTAG operations take much longer to complete than they normally would. Since any given debug service request may require a number of JTAG operations, the delays arising from the slow JTAG clock are compounded. This may cause problems in debug environments which implement a software time-out on debug service requests issued to the MAJIC probe. When using EDGE, EDB, or MONICE, the MAJIC probe has the ability to update the debugger on its progress and thereby reset the software timer; apart from being slow everything works normally. However, there is no mechanism for this when using third party debuggers, so a third party debugger may experience software time-outs that do not occur with EDGE, EDB, or MONICE.

Synchronized JTAG Operation

One big advantage of using a hardware emulation system is that you can stop the model at critical points and inspect its state. When this happens, the processor clock effectively stops, so the JTAG clock must stop too or the processor's JTAG interface will lose synchronization with the MAJIC probe. Furthermore, many emulation systems use a variable clock rate; the more work it has to do in a given emulation clock cycle the longer that cycle takes in real time.

Since the maximum JTAG clock must be below some threshold derived from the minimum system clock, the JTAG clock will be much slower than would otherwise be necessary during times when the emulation clock is above its minimum.

A better solution is to allow the hardware emulation system to dynamically throttle the JTAG clock rate. The MAJIC probe supports this by monitoring a copy of the JTAG clock signal that has been synchronized to the system clock by a circuit within the hardware emulation environment. For ARM processors which support the RTCLK signal, that signal automatically throttles the JTAG clock, so enabling the **Ice_JTAG_Use_Rtclk** option is all that's required. For other processor implementations, the recommended strategy is to synchronize the JTAG clock within the hardware emulation model, and connect the output to the MAJIC probe's trigger input.



To use the trigger input this way, the **Ice_Trigger_In** option must be set to select JTAG_SYNC mode. The MAJIC Setup wizard does not directly support this option because most users never need to worry about it. However, it can create a template for a custom board initialization file to which you can add the following commands. The template provides a section for user-supplied, one-time initialization commands, which is where these should be placed.

```
eo Ice_Jtag_Clock_Freq = 0 // Select software JTAG driver
eo Ice_Trigger_In = JTAG_SYNC // Use trigger input BNC to sync JTAG clock
eo Ice_Power_Sense = ____ // VREF, RST, or TRST, depending on your H/W
```

NOTE: It is important to set all the JTAG options before the MAJIC probe attempts to initialize the JTAG interface, so you should select **OFF** for **Ice_Power_Sense** in the MAJIC Setup wizard, and then set **Ice_Power_Sense** as appropriate for your design in the board initialization file.

You may use both **Ice_Jtag_Clock_Delay** and **Ice_Trigger_In** at the same time to control the peak JTAG clock rate and freeze the JTAG clock when the emulation model stops. The semantics are that it waits until the synchronized clock is received and the specified time has elapsed. Just remember to set both before **Ice_Power_Sense**.

JTAG_SYNC mode is only supported when **Ice_Jtag_Clock_Freq** is set to 0. The RTCLK signal provided by certain ARM cores is supported regardless of **Ice_Jtag_Clock_Freq**, but if the processor's system clock is below 8MHz at any time then setting **Ice_Jtag_Clock_Freq** to 0 is recommended.